Asic Design Engineer
Current- Digital design work across multiple tape-outs supporting the entire chip development cycle- Owner of MAS and RTL developments supporting USB4/3 functions including logical layer, transport layer, and sideband communications for hub devices- Collaborate with DV teams to develop block level verification test plans and UVM test environments. Resolve.