Design Verification Engineer
CurrentAs a IP Verification Engineer,architect and develop UVM based highly reusable test benches on IPlevels,develop RTL behavior Reference Models and verification components.Responsible:-MMU Verification.-RBC Verification.-Developed reference model.