AeroLeads people directory · profile

John Wallner Email & Phone Number

Research Staff Engineer at HRL Labs
Location: Los Angeles Metropolitan Area, United States 10 work roles 2 schools
1 work email found @teledyne-si.com LinkedIn matched
✓ Verified July 2026 4 data sources Profile completeness 100%

Contact Signals · 1 work email

Work email j****@teledyne-si.com
LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
HRL Labs
Role
Research Staff Engineer
Location
Los Angeles Metropolitan Area, United States

Who is John Wallner? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

John Wallner is listed as Research Staff Engineer at HRL Labs, based in Los Angeles Metropolitan Area, United States. AeroLeads shows a work email signal at teledyne-si.com and a matched LinkedIn profile for John Wallner.

John Wallner previously worked as Sr. Logic Designer at Teledyne Scientific & Imaging and Principal Digital Design Engineer at Altasens. John Wallner holds Ms, Bs, Computer Engineering, Computer Science from Uc San Diego.

Company email context

Email format at HRL Labs

This section adds company-level context without repeating John Wallner's masked contact details.

{first_initial}{last}@teledyne-si.com
86% confidence

AeroLeads found 1 current-domain work email signal for John Wallner. Compare company email patterns before reaching out.

Profile bio

About John Wallner

Electrical Engineer with over 20 years of design and development experience in digital design.Specialties: FPGA design, ASIC design, software development, embedded software, networking, digital sensors

Listed skills include Asic, Embedded Systems, Verilog, Fpga, and 46 others.

Current workplace

John Wallner's current company

Company context helps verify the profile and gives searchers a useful next step.

HRL Labs
Hrl Labs
Research Staff Engineer
10 roles · 44 years

John Wallner work experience

A career timeline built from the work history available for this profile.

Research Staff Engineer

Current
Hrl Labs

Digital design and research. FPGA design, Verilog RTL, verification, Genus synthesis, Innovus Place and Route, DFT, timing and power analysis for mixed signal ASIC design.

May 2016 - Present

Sr. Logic Designer

Thousand Oaks, Ca, Us

Logic Design, CMOS ASIC design, digital imagers, firmware and embedded software. Verilog RTL, verification, Encounter place and route, Synopsys synthesis, Primetime timing closure. Engineering Red Team Lead for AS9100 compliance, 2014.

Aug 2011 - May 2016

Principal Digital Design Engineer

Us

Digital design for imaging sensor ASICs. FGPA development and embedded software for system integration.

2005 - Aug 2011

Member, Board Of Visitors

San Diego, Ca, Us

The USD School of Law Board of Visitors is an advisory and support group that is dedicated to the School of Law’s advancement as a leading center of legal education and scholarship. Members of the Board of Visitors provide counsel and feedback to the Dean on a range of issues related to the priorities and needs of the School of Law.

2001 - 2009 ~8 yrs

Senior Principal Multidisciplinary Engineer

Arlington, Va, Us

Responsible for all aspects of digital design: team leadership, specifications, architecture, design, verification, emulation, and physical design. Also developed firmware and embedded software for both deployment and unit test.

2002 - 2005 ~3 yrs

Founder, Vice President Of Engineering

Internet Machines Corporation

Responsible for all aspects of building and bonding an engineering team in a fast-paced startup. Fundraising, recruiting, training, infrastructure, product definition, architecture, design, verification. Built and managed an engineering team of over 100 people. Raised over 80Million for product development, and received "Startup of the Year" award. Created $250M valuation after 2.5 years.

1999 - 2002 ~3 yrs

Principal Engineer

Espoo, Southern Finland, Fi

Architecture, RTL, verification, and DFT for networking ASIC chipsets.

1995 - 1999 ~4 yrs

Senior Engineer

Lockheed Martin Orincon

Embedded DSP programming for real-time applications.

1989 - 1995 ~6 yrs

Digital Design Engineer

General Instrument

ASIC design, verification, and DFT (design for test).

1986 - 1989 ~3 yrs

Co-Op

Burroughs

Intern.

1983 - 1985 ~2 yrs
2 education records

John Wallner education

Ms, Bs, Computer Engineering, Computer Science

Uc San Diego

Juris Doctor (J.D.), Law

University Of San Diego School Of Law
FAQ

Frequently asked questions about John Wallner

Quick answers generated from the profile data available on this page.

What company does John Wallner work for?

John Wallner works for HRL Labs.

What is John Wallner's role at HRL Labs?

John Wallner is listed as Research Staff Engineer at HRL Labs.

What is John Wallner's email address?

AeroLeads has found 1 work email signal at @teledyne-si.com for John Wallner at HRL Labs.

Where is John Wallner based?

John Wallner is based in Los Angeles Metropolitan Area, United States while working with HRL Labs.

What companies has John Wallner worked for?

John Wallner has worked for Hrl Labs, Teledyne Scientific & Imaging, Altasens, University Of San Diego, School Of Law, and Raytheon.

How can I contact John Wallner?

You can use AeroLeads to view verified contact signals for John Wallner at HRL Labs, including work email, phone, and LinkedIn data when available.

What schools did John Wallner attend?

John Wallner holds Ms, Bs, Computer Engineering, Computer Science from Uc San Diego.

What skills is John Wallner known for?

John Wallner is listed with skills including Asic, Embedded Systems, Verilog, Fpga, Semiconductors, Sensors, Integrated Circuit Design, and Embedded Software.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.