Senior Ip Design Engineer - Pixel Ip
CurrentRTL Design & Integration, plus front-end design/synthesis, firmware/driver support of various IPs. Faking it until I can make it.
Please complete the CAPTCHA to continue
@apple.com
✓
8 phones found area 408
✓
LinkedIn matched
A concise factual answer block for searchers comparing this professional profile.
Jonathan Choy is listed as Senior IP Design Engineer - Pixel IP at Apple, based in San Francisco Bay Area, United States. AeroLeads shows a work email signal at apple.com, phone signal with area code 408, and a matched LinkedIn profile for Jonathan Choy.
Jonathan Choy previously worked as ASIC Design Engineer - CPU Implementation/PD at Apple and Sr Design Engineer at Advanced Micro Devices. Jonathan Choy holds Master Of Science (Ms), Electrical Engineering from University Of California, Berkeley.
This section adds company-level context without repeating Jonathan Choy's masked contact details.
AeroLeads found 1 current-domain work email signal for Jonathan Choy. Compare company email patterns before reaching out.
Currently doing front-end RTL design, integration, & driver support of power-efficient non-microprocessor IPs for custom Systems-on-Chip (SoC).Previously: 10.5 yrs experience in logic/physical design & implementation of low-power/high-performance microprocessor circuits. Mildly involved in design flow development/special-interest groups as well. Prior to that, two summers & one semester's worth of experience as an intern in back-end CAD development (DRC/LVS rules, custom scripting for Mentor tools, providing support to designers/consumers-of-the-tools).Specialties relevant to work experience: logic design & debug, timing closure, electrical verification, implementation/physical design (PD), and of course, being a code-monkey as needed to help me with my work. Also some experience/familiarity with multi-domain power-intent design/builds/verification in the push for ever-lower power consumption.Buzzwords: verilog, perl, tcl, unix, linux, shell scripting, mentor, cadence, synopsys, rtl compiler, design compiler, spyglass, dcg, ic compiler, low power, encounter, cdc, formality, conformal, lec, eco, conformal-lp, mvrc, cpf, upf, cts, lvs, erc, drc, html, rtfm.
Listed skills include Ic, Microprocessors, Timing Closure, Logic Design, and 12 others.
Company context helps verify the profile and gives searchers a useful next step.
A career timeline built from the work history available for this profile.
Cupertino, California, Us
RTL Design & Integration, plus front-end design/synthesis, firmware/driver support of various IPs. Faking it until I can make it.
Cupertino, California, Us
CPU design as part of Silicon Engineering Group (formerly Mobile Silicon design team). Logic-level/physical implementation of various parts of microprocessor circuits (mapper, scheduler, execution unit, memory/bus interface unit, cache interface, among others), at individual block-level, and some responsibility for top-level verification/low-power analysis flows (buzzwords listed elsewhere).Involved in some high-level design/feasibility studies in early project-definition phases, and also went along for the ride in the industry-wide shift from custom-design/implemented circuits to pure-physical-design-let-the-tools-do-all-the-thinking flows, which greatly enhanced my tcl scripting, code-monkeying, and tool-using abilities.If I was able to pick up IC Compiler in three weeks, I figure I can do anything.
Santa Clara, California, Us
logic-level design & phys. implementation of microprocessor circuits. most recently involved in architectural & logical design of Bulldozer floating point unit. previously involved in implementation of DDR2-Northbridge on K8. Role was very vertical, involving all aspects of flow from RTL/architecture development to backend physical design tapeout.
Santa Clara, California, Us
Support CAD tools for back-end of design flow (DRC/LVS rule deck maintenance, in-house Mentor script maintenance, etc.)Convinced me that I did not want to pursue a career in CAD, and gave me a new respect for the guys who actually are in CAD.
Quick answers generated from the profile data available on this page.
Jonathan Choy works for Apple.
Jonathan Choy is listed as Senior IP Design Engineer - Pixel IP at Apple.
AeroLeads has found 1 work email signal at @apple.com for Jonathan Choy at Apple.
AeroLeads has found 8 phone signal(s) with area code 408 for Jonathan Choy at Apple.
Jonathan Choy is based in San Francisco Bay Area, United States while working with Apple.
Jonathan Choy has worked for Apple and Advanced Micro Devices.
You can use AeroLeads to view verified contact signals for Jonathan Choy at Apple, including work email, phone, and LinkedIn data when available.
Jonathan Choy holds Master Of Science (Ms), Electrical Engineering from University Of California, Berkeley.
Jonathan Choy is listed with skills including Ic, Microprocessors, Timing Closure, Logic Design, Silicon, Asic, Soc, and Verilog.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial Search contacts