Intern - Design Engineer
Current- Assisted in designing next-generation advanced TLC NAND core processor and firmware algorithms, using assertion-based verification methodologies with VCS and Verdi to verify the design.
- Developed Python and VBA scripts to automate the generation of design and verification files, including generating SVA from core waveforms, automating ROM resource usage statistics, and tracking timing performance at.