9+ Years of experience in DFT implementation and verification at SoC level. implementation from concept definition to silicon bring up, scan insertion, test clocks architecture, scan verification, at-speed tests generation, test coverage analysis, test patterns generation, STA constrain development and support,RTL MBIST insertion, clocking architecture for MBIST, verification, support ATE debugging. Good automation skills and involved in many flow related automation activities using perl.