Pre-Silicon Validation Manager
CurrentProcessor validation in a many integrated core design targeted for high performance computing market.
Please complete the CAPTCHA to continue
@intel.com
✓
3 phones found area 408
✓
LinkedIn matched
A concise factual answer block for searchers comparing this professional profile.
Kapilan Maheswaran is listed as Validation Manager at Intel Corporation, a company with 10 employees, based in Beaverton, Oregon, United States. AeroLeads shows a work email signal at intel.com, phone signal with area code 408, and a matched LinkedIn profile for Kapilan Maheswaran.
Kapilan Maheswaran previously worked as Pre-Silicon Validation Manager at Intel Corporation and Senior Pre-Silicon Validation Engineer at Intel Corporation. Kapilan Maheswaran holds Msee, Asynchronous Design And Fpga from University Of California, Davis.
This section adds company-level context without repeating Kapilan Maheswaran's masked contact details.
AeroLeads found 1 current-domain work email signal for Kapilan Maheswaran. Compare company email patterns before reaching out.
Kapilan Maheswaran is a Validation Manager at Intel Corporation. He possess expertise in fpga, modelsim, simulations, debugging, asic and 10 more skills.
Listed skills include Fpga, Modelsim, Simulations, Debugging, and 11 others.
Company context helps verify the profile and gives searchers a useful next step.
A career timeline built from the work history available for this profile.
Santa Clara, California, US
Processor validation in a many integrated core design targeted for high performance computing market.
Santa Clara, California, US
Processor validation in a multi-core, multi-threaded design.
Santa Clara, California, US
Server chipset design and validation. Worked on 870 (Intel E8870), Blackford (Intel 5000) and Seaburg (Intel 5400) chipsets.
Wilsonville, OR, US
Covered Mid-Atlantic and south easter United States. Engaged in pre-sales opportunities for Exemplar synthesis tool, Renoir design entry and Modelsim simulator. Benchmarked against competing synthesis tools.
Murray Hill, NJ, US
Developed synthesis and simulation flows for ORCA FPGA.
Other employees you can reach at intel.com. View company contacts for 10 employees →
Tong Phan
Colleague at Intel Corporation
Phoenix, Arizona, United States, United States
View →
DA
Daiyaan Ahmed
Colleague at Intel Corporation
India, India
View →
RD
Raquel Diaz
Colleague at Intel Corporation
Litchfield Park, Arizona, United States, United States
View →
TM
Tareq Muhtaseb
Colleague at Intel Corporation
Kiryat Gat, South District, Israel, Israel
View →
EB
Elias Brooks
Colleague at Intel Corporation
Hillsboro, Oregon, United States, United States
View →
KI
Khalid Irfan
Colleague at Intel Corporation
Bengaluru, Karnataka, India, India
View →
AV
Atul Vivek
Colleague at Intel Corporation
Bengaluru, Karnataka, India, India
View →
JJ
Jo Jeng
Colleague at Intel Corporation
Taipei, Taipei City, Taiwan, Taiwan, Province Of China
View →
ZL
Zara Lawan
Colleague at Intel Corporation
London, England, United Kingdom, United Kingdom
View →
EK
Edward Kearns
Colleague at Intel Corporation
Ireland, Ireland
View →
Quick answers generated from the profile data available on this page.
Kapilan Maheswaran works for Intel Corporation.
Kapilan Maheswaran is listed as Validation Manager at Intel Corporation.
AeroLeads has found 1 work email signal at @intel.com for Kapilan Maheswaran at Intel Corporation.
AeroLeads has found 3 phone signal(s) with area code 408 for Kapilan Maheswaran at Intel Corporation.
Kapilan Maheswaran is based in Beaverton, Oregon, United States while working with Intel Corporation.
Kapilan Maheswaran has worked for Intel Corporation, Exemplar Logic (Mentor Graphics), and Lucent Technologies (Aka At&T Bell Labs).
Kapilan Maheswaran's colleagues at Intel Corporation include Tong Phan, Daiyaan Ahmed, Raquel Diaz, Tareq Muhtaseb, and Elias Brooks.
You can use AeroLeads to view verified contact signals for Kapilan Maheswaran at Intel Corporation, including work email, phone, and LinkedIn data when available.
Kapilan Maheswaran holds Msee, Asynchronous Design And Fpga from University Of California, Davis.
Kapilan Maheswaran is listed with skills including Fpga, Modelsim, Simulations, Debugging, Asic, Intel, Semiconductors, and Soc.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial Search contacts