Kedar Patel

Kedar Patel Email and Phone Number

Staff Product Engineer at Power Integrations @ Power Integrations
Kedar Patel's Location
San Jose, California, United States, United States
Kedar Patel's Contact Details

Kedar Patel personal email

Kedar Patel phone numbers

About Kedar Patel

Kedar Patel is a Staff Product Engineer at Power Integrations at Power Integrations. He possess expertise in labview, cadence virtuoso, debugging, hardware architecture, verilog and 17 more skills. Colleagues describe him as "Hiring Kedar had turned out to be a very good decision for us, his work is amazing. He designed and made a robust programmable power-supply for us within a week (software using LabVIEW + hardware design + mechanical, a complete robust system) which was an example of his on-hands great work. His skills have been very valuable to us since they include both software AND hardware design (including PCB layout). I strongly recommend Kedar for his work and friendly personality."

Kedar Patel's Current Company Details
Power Integrations

Power Integrations

View
Staff Product Engineer at Power Integrations
Kedar Patel Work Experience Details
  • Power Integrations
    Staff Product Engineer
    Power Integrations Nov 2019 - Present
    San Jose, California, Us
  • Navitas Semiconductor
    Staff Product Engineer
    Navitas Semiconductor Apr 2017 - Nov 2019
    Torrance, Ca, Us
    Created characterization boards for worlds first All-GaN (Gallium Nitride) Half-Bridge Integrated Circuit.Debugged foundry related and product functionality issues. Helped create/improve DRC rules to address those issues.Automated High Voltage bench testing on All-GaN IC using LabVIEW and trained technicians to use the setup independently.Defined test sequences and timing diagrams for ATE test coverage and worked closely with Test engineers to implement the tests.Full product characterization with Temperature testing, Fault isolation, Test development, Limit setting, Reliability testing, and Test transfer to offshore subcon (Philippines) for volume manufacturing.
  • On Semiconductor
    Senior Product Evaluation Engineer
    On Semiconductor Jan 2012 - Apr 2017
    Scottsdale, Arizona, Us
    Product evaluations and datasheet verification for power management ICsLabview development for Test AutomationDriver evaluations such as RDS_ON, efficiency, load testing, absolute maximum ratings, deadtime, cross-conduction and cross-talk measurementsMuti-phase multi-core controller evaluations including Dynamic VID transitions, SerialVID evaluations, amplifier gain and offset measurementsProduct development and production related tasks such as creating a test plan, design of evaluation boards, characterization data crunching and datasheet markup
  • On Semiconductor
    Product Evaluation Engineer - Intern
    On Semiconductor Jun 2011 - Dec 2011
    Scottsdale, Arizona, Us
    Product evaluations and datasheet verification for power management ICsLabview development for Test AutomationDriver evaluations such as RDS_ON, efficiency, load testing, absolute maximum ratings, deadtime, cross-conduction and cross-talk measurementsMuti-phase multi-core controller evaluations including Dynamic VID transitions, SerialVID evaluations, amplifier gain and offset measurementsProduct development and production related tasks such as creating a test plan, design of evaluation boards, characterization data crunching and datasheet markup
  • Batchtest Systems
    R&D Engineer
    Batchtest Systems Jun 2010 - Aug 2010
    Through extensive use of LABVIEW following goals were realizedDesign of automated hardware initialization and management system for Automated TestersDesign of automated test generation algorithm based on user specifications for faster test creationsHyper threading mechanism for running multiple test in parallel on a single tester unitModification and debugging of test procedures and addition of enhanced test functionalities

Kedar Patel Skills

Labview Cadence Virtuoso Debugging Hardware Architecture Verilog Analog Pcb Design Modelsim Mixed Signal Vhdl Matlab Asic Integrated Circuit Design Analog Circuit Design Rtl Design Cadence Cmos Vlsi Circuit Design Systemverilog Rtl Coding Spectre

Kedar Patel Education Details

  • San José State University
    San José State University
    Electrical Engineering
  • Institute Of Technology, Nirma University
    Institute Of Technology, Nirma University
    Electronics And Communication Engineering

Frequently Asked Questions about Kedar Patel

What company does Kedar Patel work for?

Kedar Patel works for Power Integrations

What is Kedar Patel's role at the current company?

Kedar Patel's current role is Staff Product Engineer at Power Integrations.

What is Kedar Patel's email address?

Kedar Patel's email address is ke****@****ail.com

What is Kedar Patel's direct phone number?

Kedar Patel's direct phone number is (844) 654*****

What schools did Kedar Patel attend?

Kedar Patel attended San José State University, Institute Of Technology, Nirma University.

What skills is Kedar Patel known for?

Kedar Patel has skills like Labview, Cadence Virtuoso, Debugging, Hardware Architecture, Verilog, Analog, Pcb Design, Modelsim, Mixed Signal, Vhdl, Matlab, Asic.

Free Chrome Extension

Find emails, phones & company data instantly

Find verified emails from LinkedIn profiles
Get direct phone numbers & mobile contacts
Access company data & employee information
Works directly on LinkedIn - no copy/paste needed
Get Chrome Extension - Free

Aero Online

Your AI prospecting assistant

Download 750 million emails and 100 million phone numbers

Access emails and phone numbers of over 750 million business users. Instantly download verified profiles using 20+ filters, including location, job title, company, function, and industry.