Principal Engineer
Post Silicon Verification for a several generations of System on a Chip (SOC) devices, ranging from 6 to over over 30 Cores, targeting the 5G and server markets.- Primary job responsibility involves the use of the linux environment to deploy varied suites of stress tools to heavily exercise chips for the purpose of detecting Silicon, Kernel and driver.