Memory Circuit Design Engineer
Current- Involved in the design, optimization and characterization of compiler IPs of various types.- Experienced with planar CMOS technology nodes: 55nm, 28nm, 22nm.- Exposed to non-planar CMOS technology nodes: 14nm FinFET.