Lan Ho personal email
- Valid
Lan Ho is a System Validation Engineer at Intel Corporation.
-
5G System Validation EngineerIntel Corporation Feb 2019 - PresentSanta Clara, California, UsResponse and developing the automation 5G RF bench characterization validation tests. -
Bluetooth Validation EngineerIntel Corporation Apr 2014 - Jan 2019Santa Clara, California, UsResponsible for the development/enabling/execution the Bluetooth throughput bench test.Validated and provided reports on the health of the WiFi Co-Exist Bluetooth throughput of product prior to release.Designed and developed the GUI automation Bluetooth throughput bench test station. -
Ate Bench Validation EngineerIntel Corporation May 2011 - Apr 2014Santa Clara, California, UsDeveloped WiGig 60GHz witth 900MHz wide band calibration procedure.Response to the WiFi ATE bench correlation validation.Developed GUI to control and/or setting up device for bench testing.Developed characterization program in Excel/VBA to characterize new devices. -
Rf Product Development EngineerSiport Mar 2009 - May 2011Worked with test engineer to correlate from bench to ATE.Assisted test engineer with test time reduction and test optimization.Accomplishments: Released Siport SP1010 Digital Radio chip to production. It was designed into Micorsoft ZUNE HD media player and was the 1st protable HD radio in the US market.
-
Rf Product Characterization Validation EngineerPhilips/Nxp Semiconductor / St-Nxp Wireless May 1997 - Mar 2009Developed, scheduled and automated bench characterization using Excel/VBA and NI LabWindows.Provided samples and application support during project development to customers.Bench verification of all failures, from reliability stress to customer returns.Responsible for managing two engineers and two technicians as a manager technical group leader.Accomplishments: Released SA80xx families of factional and sigma delta synthesizers to production.Released SA1630 which was 802.11B product chosen by Intel Corp used with Centrino line of CPU.
-
Yield Improvement/Failur Analysis EngineerSignetic/ Philips Semiconductors Jan 1990 - Apr 1997Duplicated failure modes on bench and microprobe down to transistor level for root cause indentification and provide corrective action to FAB.Analyzed PCM yield data and provided feedback to FAB for yield improvement.Worked with FAB process engineer to improve product yield. Accoplishments: Maintained Philips FAB1 yielded at > 93% until it was shutdown.
Lan Ho Education Details
-
California State Polytechnic University-PomonaBachelor Of Science - Bs
Frequently Asked Questions about Lan Ho
What company does Lan Ho work for?
Lan Ho works for Intel Corporation
What is Lan Ho's role at the current company?
Lan Ho's current role is System Validation Engineer.
What is Lan Ho's email address?
Lan Ho's email address is la****@****ail.com
What schools did Lan Ho attend?
Lan Ho attended California State Polytechnic University-Pomona.
Who are Lan Ho's colleagues?
Lan Ho's colleagues are Ofer Zimmerman, Daniel Mastarone, Soo Jin Tan, Kathy Mccarthy, Nevine Nassif, Scott Huang, Rob Hutchinson.
Free Chrome Extension
Find emails, phones & company data instantly
Aero Online
Your AI prospecting assistant
Select data to include:
0 records × $0.02 per record
Download 750 million emails and 100 million phone numbers
Access emails and phone numbers of over 750 million business users. Instantly download verified profiles using 20+ filters, including location, job title, company, function, and industry.
Start your free trial