AeroLeads people directory · profile

Lang Lin Email & Phone Number

Principal producr manager at Synopsys Inc
Location: Cupertino, California, United States 9 work roles 5 schools
1 work email found @ansys.com 3 phones found area 408 and 724 LinkedIn matched
✓ Verified May 2026 4 data sources Profile completeness 100%

Contact Signals · 1 work email · 3 phones

Work email l****@ansys.com
Direct phone (408) ***-****
LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
Role
Principal producr manager
Location
Cupertino, California, United States
Company size

Who is Lang Lin? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Lang Lin is listed as Principal producr manager at Synopsys Inc, a company with 28438 employees, based in Cupertino, California, United States. AeroLeads shows a work email signal at ansys.com, phone signal with area code 408, 724, and a matched LinkedIn profile for Lang Lin.

Lang Lin previously worked as Principal Product Manager at Ansys and Technical Lead and Product Manager at Ansys, Inc.. Lang Lin holds Phd, Electrical And Computer Engineering from University Of Massachusetts, Amherst.

Company email context

Email format at Synopsys Inc

This section adds company-level context without repeating Lang Lin's masked contact details.

{first}.{last}@ansys.com
86% confidence

AeroLeads found 1 current-domain work email signal for Lang Lin. Compare company email patterns before reaching out.

Profile bio

About Lang Lin

Dr. Lang Lin is dedicated into multiphysics simulation technologies and deploying EDA solutions to world-wide engineers. He is an industry expert of power integrity, hardware security and static timing analysis. He is currently leading product development of hardware security and 3DIC multiphysics integrity solutions in Ansys. Inc. Previously, he was a senior design engineer in Intel Corporate with several power integrity papers published in Intel DTTC. He holds a ECE doctorate degree in electrical and computer engineering from University of Massachusetts on low-power design, side-channel analysis and hardware security. He has been serving as technical program committees and reviewers of several design automation/hardware security conferences including ACM/IEEE ICCAD, DAC and HOST.

Listed skills include Low Power Design, Digital Circuit Design, Static Timing Analysis, Rtl Design, and 19 others.

Current workplace

Lang Lin's current company

Company context helps verify the profile and gives searchers a useful next step.

Synopsys Inc
Synopsys Inc
Principal producr manager
Cupertino, CA, US
Website
Employees
28438
AeroLeads page
9 roles

Lang Lin work experience

A career timeline built from the work history available for this profile.

Principal Product Manager

Current

Research and product development for 3DIC mutilphysics simulation and hardware security.

Apr 2022 - Present

Technical Lead And Product Manager

San Jose, California

Triage chip/system power integrity issues and hardware security vulnerabilities with Ansys multiphysics solvers plus big-data platform.

Mar 2019 - May 2022

Sr. Application Engineer

San Jose, CA

Support global semiconductor customers with Ansys simulation products in the areas of EMIR sign-off, power integrity methodology and reliability analysis flow. Drive new product evaluations for prospective customers for understanding feature needs. Research and apply distributed multi processing technologies to Ansys simulation flow to achieve the best.

Jun 2014 - Mar 2019

Head Soccer Coach

Current

Cupertino, California, United States

Sep 2015 - Present

Embedded Security Engineer Consultant

Proposing and working on SBIR projects

Apr 2014 - May 2014

Senior Design Engineer

Hudson, Massachusetts Area

- Microprocessor component design of data-path blocks and register file blocks with tasks of schematic creation, critical path simulation, power estimation, layout, static timing analysis, power optimization and ERC/DRC checks for sign-off quality.- Enabled an exhaustive methodology for full-chip-level power grid analysis of a large (over hundreds of.

Jul 2011 - Mar 2014

Research Assistant

Amherst

- Lead a team on a 45nm test-chip design and lab test of low-power chip unique ID generation circuit (PUF);- Power side-channel analysis of DES/AES cryptosystem: developed C/MATLAB program to analyze large amount of power supply current traces to extract key bits; experiences in using DPA workstation to demonstrate new attacks.- Explore a novel power.

Sep 2006 - Feb 2012

High-Speed Io Validation Intern

Hudson - Haifa

- High-volume manufacturing test of DDR IO TX/RX links for signal integrity, PDN/decap optimization and power supply noise tolerance; contributed to silicon-correlated model of DDR IO, power signal integrity- Lab work on electrical validation of high-speed differential QPI IO; scripting to create SSI/SSO patterns to stress power supply.

Apr 2010 - Jan 2011
Team & coworkers

Colleagues at Synopsys Inc

Other employees you can reach at synopsys.com. View company contacts for 28438 employees →

5 education records

Lang Lin education

Phd, Electrical And Computer Engineering

Activities and Societies: VLSI circuits and systems group. Security and Privacy Research group.Dissertation: Cryptography Circuit Design.

M.S, Eletronic Engineering

Work in the Key Lab of Quantum Information and Measurement. Project: Board-level design of base-band signal processor for optical/RF.

B.S, Electrical Engineering

Thesis: Low-power and robust design of an embedded wireless communication system. "A special logic analyzer", winning the top Design Award.

Education record

Yaohua High School
FAQ

Frequently asked questions about Lang Lin

Quick answers generated from the profile data available on this page.

What company does Lang Lin work for?

Lang Lin works for Synopsys Inc.

What is Lang Lin's role at Synopsys Inc?

Lang Lin is listed as Principal producr manager at Synopsys Inc.

What is Lang Lin's email address?

AeroLeads has found 1 work email signal at @ansys.com for Lang Lin at Synopsys Inc.

What is Lang Lin's phone number?

AeroLeads has found 3 phone signal(s) with area code 408, 724 for Lang Lin at Synopsys Inc.

Where is Lang Lin based?

Lang Lin is based in Cupertino, California, United States while working with Synopsys Inc.

What companies has Lang Lin worked for?

Lang Lin has worked for Synopsys Inc, Ansys, Ansys, Inc., Ayso, and Bluerisc.

Who are Lang Lin's colleagues at Synopsys Inc?

Lang Lin's colleagues at Synopsys Inc include Abhay Raj, Pavel Fastenko, Amey Kulkarni, Daad (Dee) Amireh, and Amy Preston.

How can I contact Lang Lin?

You can use AeroLeads to view verified contact signals for Lang Lin at Synopsys Inc, including work email, phone, and LinkedIn data when available.

What schools did Lang Lin attend?

Lang Lin holds Phd, Electrical And Computer Engineering from University Of Massachusetts, Amherst.

What skills is Lang Lin known for?

Lang Lin is listed with skills including Low Power Design, Digital Circuit Design, Static Timing Analysis, Rtl Design, Circuit Design, Signal Integrity, Security Engineering, and Cryptography.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.

People with similar names

Check these profiles if this is not the Lang Lin you were looking for.

View similar profiles