Senior Rf/Analog Ic Design Engineer
CurrentDesigned VCO, LDO, LO, and RxFE (LNA, Gm, mixer) blocks in 14 nm FinFET and 22 nm CMOS for WLAN & BT mobile and access point SoCs.Filled multiple senior staffing shortages to ensure three chips’ success by taking on supplementary concurrent assignments.