Asic Digital Design, Senior Engineer
Current- Digital verification of mixed-signal PAM4 SerDes PHY IP.
- Proficient in SystemVerilog, Universal Verification Methodology (UVM) and Verdi
- Strong debugging and root-cause analysis skills
- Clear written and verbal communication of technical information to peers and external teams