Bin Lin Email & Phone Number
@cadence.com
LinkedIn matched
Who is Bin Lin? Overview
A concise factual answer block for searchers comparing this professional profile.
Bin Lin is listed as Principal Software Engineer at Cadence Design Systems at Cadence Design Systems, based in San Jose, California, United States. AeroLeads shows a work email signal at cadence.com and a matched LinkedIn profile for Bin Lin.
Bin Lin previously worked as Senior Principal Software Engineer at Cadence Design Systems and Principal Software Engineer at Cadence Design Systems. Bin Lin holds Bachelor'S Degree, Mesurement And Control Technology And Instrument from Beijing Jiaotong University.
Email format at Cadence Design Systems
This section adds company-level context without repeating Bin Lin's masked contact details.
AeroLeads found 1 current-domain work email signal for Bin Lin. Compare company email patterns before reaching out.
About Bin Lin
- PhD in computer science with strong programming, analytic, and mathematical skills, as well as solid foundation in data structures and algorithms.- 10+ years of programming experience with C/C++ for scientific research and industrial products such as Protium and SLEC. - Strong debug skills and extensive programming experience including C/C++, SystemC, Java, Python, Tcl, Bash and SQL. - Passionate about designing, developing, and implementing novel technologies such as AI, cloud computing and security in computer science, as well as accelerating SW/HW projects with computer-aided techniques.
Listed skills include Linux, Algorithms, C, Matlab, and 19 others.
Bin Lin's current company
Company context helps verify the profile and gives searchers a useful next step.
Bin Lin work experience
A career timeline built from the work history available for this profile.
Principal Software Engineer
Lead Software Engineer
I am a software engineer of Protium, an FPGA-based prototyping system, R&D team and involved developing key algorithms and cutting-edge technologies. Specifically, I’ve been working on the back-end compiler with main focus on developing VLSI netlist partitioning and optimization engines, distributed and parallel computing, advanced clustering and partitioning algorithms.
Formal Equivalence Verification Intern
SLEC is a sequential logic equivalence checking tool that enables formal equivalence checking between a C-level description and a RTL implementation or between two RTL implementations. I was an intern of its R&D team and involved developing and optimizing its key algorithms.
Teaching Assistant
TA for: 6. CS 584 Algorithm Design and Analysis 5. CS 4/554: Software Engineering Designed group (4 members) projects and managed the projects with the Agile software development process (Scrum). 4. CS 300: Elements of Software Engineering Designed the term project, including writing requirements specifications, managing version control repositories, and providing comments on each development stage. 3. CS 4/510: Software Validation Designed individual projects that help students practice a variety of software validation and analysis techniques and tools. 2. CS 250: Discrete Structures 1. CS 106 Computer Fundmentals
Research Assistant
My research interests span the areas of software engineering, embedded systems, verification and validation. I have been working on SystemC verification and Validation using symbolic/concolic execution techniques for more than 4 years.Projects:(1) Concolic Testing of SystemC DesignsProposed and implemented an improved approach for validating SystemC designs using binary-level concolic testing with integration of the assertion-based verification techniques. During the experiments, the newly generated test cases can improve line and branch coverage by 32% and 50% on average,respectively. The maximum improvement of line and branch coverage are 84% and 92%, respectively. Furthermore, my approach detects two bugs. One is a functional error, and the other is an out-of-bound access. (ISQED 2018 paper)(2) SCBench: A Benchmark Design Suite for SystemC Verification and ValidationPresented SCBench, a suite of benchmark designs for SystemC verification and validation. The benchmark consists of 38 well-written representative SystemC desigs that cover a variety of application domains and as many SystemC features as possible. It is freely available online. (ASP-DAC 2018 paper)(3) Symbolic Execution of SystemC DesignsProposed and implemented an approach, SESC, for generating test cases for SystemC designs using symbolic execution. First, a SystemC design is compiled into LLVM bitcode. Then, before the bitcode is exercised symbolically by the symbolic execution engine, it preprocesses the bitcode by running several LLVM passes that I developed. To enable symbolic execution of SystemC designs, I have implemented a scheduler in the symbolic execution engine, since a SystemC design consists of multiple processes that run concurrently. The test cases generated by SESC are able to achieve 100% code coverage for most SystemC designs. (ASP-DAC 2016 paper)
Research Assistant
Technician/Engineer
I was primary responsible for network system of electrical multiple units (EMU) high-speed train. Each time when there was a failure of network system in an EMU, I would download run time data of the EMU, analyze the recorded log, find the cause of the failure, and fix the malfunction. I was in charge of three types of high-speed train, CRH2, CRH3, and CRH5. CRH2 is based on the E2-1000 Series Shinkansen, built by Kawasaki Heavy Industries. CRH3 is a version of Siemens Velaro high-speed train, built by Siemens. CRH5 is based on the ETR-600 New Pendolino, built by Alstom Ferroviari.Other responsibilities include:1. Responsible for technology management and maintenance guidance of EMU;2. Supervise and conduct on-site maintenance of various levels;3. Write failure reports and provide suggestions;4. Test the regulations of maintenance and revise them accordingly;5. Communicate with after-sale service of foreign companies, such as Alstom and Siemens.
Bin Lin education
Bachelor'S Degree, Mesurement And Control Technology And Instrument
Doctor Of Philosophy (Ph.D.), Computer Science
Frequently asked questions about Bin Lin
Quick answers generated from the profile data available on this page.
What company does Bin Lin work for?
Bin Lin works for Cadence Design Systems.
What is Bin Lin's role at Cadence Design Systems?
Bin Lin is listed as Principal Software Engineer at Cadence Design Systems at Cadence Design Systems.
What is Bin Lin's email address?
AeroLeads has found 1 work email signal at @cadence.com for Bin Lin at Cadence Design Systems.
Where is Bin Lin based?
Bin Lin is based in San Jose, California, United States while working with Cadence Design Systems.
What companies has Bin Lin worked for?
Bin Lin has worked for Cadence Design Systems, Mentor Graphics, Portland State University, and Beijing Railway Bureau.
How can I contact Bin Lin?
You can use AeroLeads to view verified contact signals for Bin Lin at Cadence Design Systems, including work email, phone, and LinkedIn data when available.
What schools did Bin Lin attend?
Bin Lin holds Bachelor'S Degree, Mesurement And Control Technology And Instrument from Beijing Jiaotong University.
What skills is Bin Lin known for?
Bin Lin is listed with skills including Linux, Algorithms, C, Matlab, Teaching, Software, Eclipse, and Linux Device Driver.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial