AeroLeads people directory · profile
Ling Na Lee Email & Phone Number
Staff Engineer
at
Marvell Technology
LinkedIn matched
✓ Verified August 2026
3 data sources
Profile completeness 100%
Current company
Role
Staff Engineer
Location
Singapore
Company size
Who is Ling Na Lee? Overview
A concise factual answer block for searchers comparing this professional profile.
Quick answer
Ling Na Lee is listed as Staff Engineer at Marvell Technology, a with 6147 employees, based in Singapore. AeroLeads shows a matched LinkedIn profile for Ling Na Lee.
Ling Na Lee previously worked as Senior Layout Engineer at Marvell Technologies and Layout Engineer at Zerro Power System Pte Ltd. Ling Na Lee holds Diploma, Microelectronics Engineering from Temasek Polytechnic.
Company email context
Email format at Marvell Technology
This section adds company-level context without repeating Ling Na Lee's masked contact details.
Marvell Technology
Review company-level records connected to Ling Na Lee before choosing the right outreach path.
Profile bio
About Ling Na Lee
Standard cells layoutWorking independently on Standard Cell layout design from schematics. Hands on exp in Standard Cell Layout design.Working knowledge of layout design and physical verification tools.Responsible for timely and quality execution of layout design.IC layout: Analog | Standard cell library development | DRC | LVSTech: 65nm | 45nm | 28nm | 16nm | 14nmTools: Cadence Virtuoso XL | Laker | Mentor Calibre |Unix
Listed skills include Lvs, Drc, Cmos, Cadence Virtuoso, and 21 others.
Current workplace
Ling Na Lee's current company
Company context helps verify the profile and gives searchers a useful next step.
Marvell Technology
5 roles
Ling Na Lee work experience
A career timeline built from the work history available for this profile.
Senior Layout Engineer
Current
May 2021 - Present
Layout Engineer
Zerro Power System Pte Ltd
Aug 2017 - Apr 2021
Event Planner
Ecpark Pte Ltd
Meeting clients to Work for corporate/private events.
Apr 2017 - Jun 2017
Senior Associate Layout Engineer
Standard cells layoutWorking independently on Standard Cell layout design from schematics. Hands on exp in Standard Cell Layout design.Working knowledge of layout design and physical verification tools.Responsible for timely and quality execution of layout design.IC layout: Analog | Standard cell library development | DRC | LVSTech: 65nm | 45nm | 28nm | 16nm | 14nmTools: Cadence Virtuoso XL | Laker | Mentor Calibre |Unix
Apr 2011 - Jan 2017
Team & coworkers
Colleagues at Marvell Technology
Other employees you can reach at marvell.com. View company contacts for 6147 employees →
XS
Xiaowen Shi
Colleague at Marvell TechnologyUnited States
View →
TT
Timothy Tu
Colleague at Marvell TechnologyMilpitas, California, United States
View →
SM
Sanu Mathew
Colleague at Marvell TechnologyIrvine, California, United States
View →
SY
Simon Yang
Colleague at Marvell TechnologyChina
View →
TY
Tianyi Yang
Colleague at Marvell TechnologySan Jose, California, United States
View →
AD
Alok D.
Colleague at Marvell TechnologyHyderabad, Telangana, India
View →
AS
Ankush Sharma
Colleague at Marvell TechnologyDelhi, India
View →
MH
Mark Hernandez
Colleague at Marvell TechnologyHolly Springs, North Carolina, United States
View →
JH
Joseph Human
Colleague at Marvell TechnologyBurlington, Vermont, United States
View →
IS
Igor Shmukler
Colleague at Marvell TechnologyIsrael
View →
Xiaowen Shi
Colleague at Marvell TechnologyUnited States
View →
TT
Timothy Tu
Colleague at Marvell TechnologyMilpitas, California, United States
View →
SM
Sanu Mathew
Colleague at Marvell TechnologyIrvine, California, United States
View →
SY
Simon Yang
Colleague at Marvell TechnologyChina
View →
TY
Tianyi Yang
Colleague at Marvell TechnologySan Jose, California, United States
View →
AD
Alok D.
Colleague at Marvell TechnologyHyderabad, Telangana, India
View →
AS
Ankush Sharma
Colleague at Marvell TechnologyDelhi, India
View →
MH
Mark Hernandez
Colleague at Marvell TechnologyHolly Springs, North Carolina, United States
View →
JH
Joseph Human
Colleague at Marvell TechnologyBurlington, Vermont, United States
View →
IS
Igor Shmukler
Colleague at Marvell TechnologyIsrael
View →
1 education record
Ling Na Lee education
FAQ
Frequently asked questions about Ling Na Lee
Quick answers generated from the profile data available on this page.
What company does Ling Na Lee work for?
Ling Na Lee works for Marvell Technology.
What is Ling Na Lee's role at Marvell Technology?
Ling Na Lee is listed as Staff Engineer at Marvell Technology.
Where is Ling Na Lee based?
Ling Na Lee is based in Singapore while working with Marvell Technology.
What companies has Ling Na Lee worked for?
Ling Na Lee has worked for Marvell Technology, Marvell Technologies, Zerro Power System Pte Ltd, Ecpark Pte Ltd, and Marvell Semiconductor.
Who are Ling Na Lee's colleagues at Marvell Technology?
Ling Na Lee's colleagues at Marvell Technology include Xiaowen Shi, Timothy Tu, Sanu Mathew, Simon Yang, and Tianyi Yang.
How can I contact Ling Na Lee?
You can use AeroLeads to view verified contact signals for Ling Na Lee at Marvell Technology, including work email, phone, and LinkedIn data when available.
What schools did Ling Na Lee attend?
Ling Na Lee holds Diploma, Microelectronics Engineering from Temasek Polytechnic.
What skills is Ling Na Lee known for?
Ling Na Lee is listed with skills including Lvs, Drc, Cmos, Cadence Virtuoso, Ic, Mixed Signal, Vlsi, and C++.
Find 750M verified contacts
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trialPeople with similar names
Check these profiles if this is not the Ling Na Lee you were looking for.
View similar profiles
