Experienced verification and front-end methodology lead with a demonstrated history of working in the semiconductor industry. Skilled in EDA, verification, Application-Specific Integrated Circuits (ASIC), System-on-Chip (SoC) methodology, LAN/WAN, and ARM based wireless designs. Strong technical and management credentials ranging from individual contributor, billion-transistor project lead, to cross-geo organization lead of hundred+ engineers.
-
Risc-V International -
Chairman Of The BoardRisc-V International Aug 2023 - PresentZurich, Ch -
Board MemberRisc-V International Aug 2022 - PresentZurich, Ch -
Board TreasurerSilicon Integration Initiative, Inc. Jul 2023 - PresentAustin, Tx, Us -
Board MemberSilicon Integration Initiative, Inc. Jun 2023 - PresentAustin, Tx, Us -
Chairman Of The BoardAccellera Systems Initiative Jan 2017 - PresentElk Grove, California, Us -
Board MemberAccellera Systems Initiative Jan 2015 - PresentElk Grove, California, Us -
Senior Director Of EngineeringQualcomm Jul 2007 - PresentSan Diego, Ca, UsSOC verification lead for multiple generations of Snapdragon lead chips, including the best selling Snapdragon 800 that is also powering Mars Perseverance rover and Ingenuity helicopter. Lead of front-end methodology collaboration between IP and SOC. Overall org lead for Snapdragon SOC verification. Overall digital hardware teams' college hiring coordinator. Qualcomm's BOD representative on Accellera. -
Technical LeaderCisco Jan 1997 - Jul 2007San Jose, Ca, UsLed or participated in three generations of Cat4k (gigabit switching) ASIC verification including both parser and forwarding engines, specialize in protocol and QoS verification. BU's front-end tool and methodology lead, responsible for evaluating and deploying many first-time tools, including many from startups that became hits later on (Chronologic/Synopsys VCS, Verplex/Conformal, Novas Debussy/Verdi, ...). Also responsible for in-house tool development ranging from Verilog pre-processor, synthesis automation, and executable register spec. -
Hardware EngineerIntel Corporation Jul 1994 - Jan 1997Santa Clara, California, UsFirst job out of college. Joined NCG Rotation Program with sting in CAD, System Performance (international assignment), P7 Architecture, and Technical Marketing in A/V chipsets. Followed with pre and post silicon design verification in ATM SAR ASIC with Intel Architecture Lab.
Lu Dai Skills
Lu Dai Education Details
-
Cornell UniversityElectrical Engineering -
University Of California, BerkeleyElectrical Engineering And Computer Science
Frequently Asked Questions about Lu Dai
What company does Lu Dai work for?
Lu Dai works for Risc-V International
What is Lu Dai's role at the current company?
Lu Dai's current role is Senior Director of Engineering at Qualcomm.
What schools did Lu Dai attend?
Lu Dai attended Cornell University, University Of California, Berkeley.
What skills is Lu Dai known for?
Lu Dai has skills like Soc, Asic, Debugging, Functional Verification, Arm, Verilog, Processors, Eda, Systemverilog, Perl, Tcl, C.
Who are Lu Dai's colleagues?
Lu Dai's colleagues are Enpei (Mayne) Mei, Junsen Huang, Earl Killian, Shobhit Sinha, Lori Servin, Pavan Jagadish Moody, Lori Servin.
Free Chrome Extension
Find emails, phones & company data instantly
Download 750 million emails and 100 million phone numbers
Access emails and phone numbers of over 750 million business users. Instantly download verified profiles using 20+ filters, including location, job title, company, function, and industry.
Start your free trial