Michael Erdmann Email & Phone Number
@micron.com
LinkedIn matched
Who is Michael Erdmann? Overview
A concise factual answer block for searchers comparing this professional profile.
Michael Erdmann is listed as Senior Physical Design Engineer (DFT): Micron Technology at ForwardEdge ASIC, a company with 77 employees, based in St Paul, Minnesota, United States. AeroLeads shows a work email signal at micron.com and a matched LinkedIn profile for Michael Erdmann.
Michael Erdmann previously worked as Senior Physical Design Engineer at Micron Technology and Senior Physical Design Engineer at Micron Technology. Michael Erdmann holds Bachelor'S Degree, Electrical Engineering from University Of Minnesota.
Email format at ForwardEdge ASIC
This section adds company-level context without repeating Michael Erdmann's masked contact details.
AeroLeads found 1 current-domain work email signal for Michael Erdmann. Compare company email patterns before reaching out.
About Michael Erdmann
An experienced engineer seeking to advance my career while expanding my knowledge in the field of High-Performance ASICs. A dependable, self-driven, and highly-verstile innovator who is often called-upon to identify root cause and develop solutions in areas requiring expedited resolution. A fierce advocate for all Team-focused processes that minimize inefficiencies while leveraging existing expertises, such as: Continuous Integration, Process Automation, and Lifetime Learning.When not at work, I enjoy spending time with my children or with friends. My personal time is often spent mountain-biking, skiing, and golfing. Life is short, so I proactively seek-out new experiences and adventures.
Michael Erdmann's current company
Company context helps verify the profile and gives searchers a useful next step.
Michael Erdmann work experience
A career timeline built from the work history available for this profile.
Senior Physical Design Engineer
Senior Physical Design Engineer
Current- Using industry-standard Siemens toolset, generate Scan and Boundary Scan solutions, and perform ATPG for all Tester programs (and Advanced Compute programs, as needed). Produce STIL patterns for manufacturing ATE..
- Enhanced existing Scan scripting for reuse on multiple projects, extract key DFT metrics into readable reports for progress monitoring and comparative analysis. Created automation for generation of patterns, and.
Asic Engineer
- Designed, built, and supported lab test-stations (rack and single-seat). Co-managed Linux distributions for python-based validation environment for NVDIMM product.
- Performed system-level integration of NVDIMM product into High Performance servers for multiple existing & emerging Tier1 customers. Worked directly with driver and BIOS teams to resolve several blocking issues.
- Developed proposal for a state-agnostic sequence to force uncompliant systems into required (self-refresh) state in preparation for power-loss events. Worked with Firmware team to successfully implement & validate.
- Using low-cost analyzer, co-authored script to parse & map captured SMBus (BIOS) traffic onto part-specific documentation. This rapidly-expedited the resolution of multiple existing (and undiscovered) bugs during.
Design Verification Engineer
- Developed UVM agents to verify 3rd-party VendorIP (DDR-based memory controller).
- Created CoverGroups, Assertions, Constrained Randoms that fulfilled all achievable Functional and Coverage line items in verification plan.
- Updated existing simulation flows to produce pareto charts for Nightly/Weekly regressions.
Asic Design Engineer
- Designer of ATA/SerialATA module for Micron’s 1st PCIE-based SSD. Adapted design for integration with AHCI controller. Further refined design to provide front-line triage of lab-failures for all internal customers, and.
- Provided on-site FAE support for Engineering Sample deployed to Tier1 customer. Identified root-cause using above telemetry and made several key design updates to mature product support, including new generic servicing.
- Created internal Aggregate Tag Retirement and parallel pipelining scheme that complied with industry-standards, and outperformed competitors (Patent awarded).
- Performed numerous exploratory characterizations of DDR/DDR2 to maximize performance while minimizing latencies.
Product Engineering Intern
Conducted Design-of-Experiment (DOEs) to reduce Tribology defects, process-related Slider defects, and HGAs/HSAs defects by characterizing Recording Head transducer performance and refining GMR head designs in rotating media HDD programs.
Michael Erdmann education
Bachelor'S Degree, Electrical Engineering
Undergraduate, Pre-Engineering
Frequently asked questions about Michael Erdmann
Quick answers generated from the profile data available on this page.
What company does Michael Erdmann work for?
Michael Erdmann works for ForwardEdge ASIC.
What is Michael Erdmann's role at ForwardEdge ASIC?
Michael Erdmann is listed as Senior Physical Design Engineer (DFT): Micron Technology at ForwardEdge ASIC.
What is Michael Erdmann's email address?
AeroLeads has found 1 work email signal at @micron.com for Michael Erdmann at ForwardEdge ASIC.
Where is Michael Erdmann based?
Michael Erdmann is based in St Paul, Minnesota, United States while working with ForwardEdge ASIC.
What companies has Michael Erdmann worked for?
Michael Erdmann has worked for Forwardedge Asic, Micron Technology, and Seagate Technology.
How can I contact Michael Erdmann?
You can use AeroLeads to view verified contact signals for Michael Erdmann at ForwardEdge ASIC, including work email, phone, and LinkedIn data when available.
What schools did Michael Erdmann attend?
Michael Erdmann holds Bachelor'S Degree, Electrical Engineering from University Of Minnesota.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial