Principal Member Of Technical Staff (Foundry Technology Interface)
CurrentFoundry interface technologist for 7nm and 5nm CMOS technology nodes for AveraSemi ASIC product design teams. Managed and delivered closure of device, technology, reliability, and PDK issues on a very tight schedule to meet ASIC hardware product design performance, power, yield, and reliability requirements. Created a special wafer acceptance test (WAT).