Elizaveta Mamardashvili

Elizaveta Mamardashvili Email and Phone Number

System-on-Chip Design Engineer and RTL Design Engineer @ Shadow Startup
United States
Elizaveta Mamardashvili's Location
United States, United States
Elizaveta Mamardashvili's Contact Details

Elizaveta Mamardashvili work email

Elizaveta Mamardashvili personal email

n/a
About Elizaveta Mamardashvili

A passionate and disciplined electrical engineer with work experience, particularly in SoC design, PCB design & manufacturing. Received a master’s degree in Electrical and Computer Engineering with a focus in Digital Design & Verification at the Oregon State University. Since my school years I've been aspiring to be an Electrical Engineer who develops state-of-the-art technology, and hardware development calls to all my passions; it encorporates creativity and problem solving and I'm allowed to call for all my imagination, conscientiousness & energy to improve the design and quality of the devices.

Elizaveta Mamardashvili's Current Company Details
Shadow Startup

Shadow Startup

View
System-on-Chip Design Engineer and RTL Design Engineer
United States
Employees:
10
Elizaveta Mamardashvili Work Experience Details
  • Shadow Startup
    System-On-Chip Design Engineer And Rtl Design Engineer
    Shadow Startup
    United States
  • Shadow Startup
    System-On-Chip Design Engineer/Rtl Design Engineer
    Shadow Startup May 2023 - Present
    • Design, implement, and verify digital logic blocks and modules in accordance with project specifications and quality standards.• Own ASIC IP RTL implementation for IP blocks. • Specification creation, micro-architecture development.• Ensure RTL written meets quality checks like Lint/CDC/RDC. • Collaborate closely with design team members, technical leads and the architecture team to ensure the block meets the power and performance requirements. • Collaborate closely with the verification team to develop test plans and review test coverage. • Perform IP integration. • Supervise the RTL-to-GDS flow and assist with synthesis and timing closure. • Work with FPGA engineers to perform early prototyping. • Support hand-off and integration of blocks into larger SOC environments.• Identifies inefficiencies and improvement opportunities in the front-end chip implementation process and propose ideas to tackle them.• Owns front-end design quality checks and reviews to present the physical design team with high-quality RTL.
  • Profi.Ru
    Academic Tutor
    Profi.Ru Oct 2020 - Present
    Москва, Ru
    • Taught Electrical Fundamentals & Schematic Design, General Electronics 1&2 (Op-Amps, filters, diods, CMOS ICs), Signals & Systems 1&2, Introduction to Semiconductors, Digital Design & Math.• Assisting students in developing their study skills in accordance to the needs of each subject.• Providing students with an understanding of how to solve problems by working through them step by step.• Working with a variety of age ranges, from junior high to senior citizens.• Developing and honing learning/teaching practical tools with a psychological basis to maximize memorization and learning.
  • Oregon State University
    Graduate Teaching Assistant
    Oregon State University Sep 2022 - Dec 2022
    Corvallis, Or, Us
    • Held weekly office hours to help students with homework & labs. • Created educational content and materials. • Troubleshooted and debugged issues with different combinational and sequential designs implemented using an IntelFPGA through schematic capture and System Verilog in Quartus Prime & ModelSim.
  • Oregon State University
    Graduate Project Assistance
    Oregon State University Jun 2022 - Nov 2022
    Corvallis, Or, Us
    • Conducted research in a semiconductor field & explored quaternary value signaling for reduced footprint and power consumption for technologies less than 14nm, 10nm, 5nm (FinFETs & NSFETs). • Built a quaternary-logic based SRAM address decoder in LTSPICE using IBIS modeling and analyzed the possible trade-offs between power consumption, high performance and signal voltage margins.
  • Oregon State University
    Graduate Teaching Assistant
    Oregon State University Mar 2022 - Jul 2022
    Corvallis, Or, Us
    ECE 271& ECE272 - Digital Logic Design Class.
  • Teleplatforms
    Hardware Design Juniour Engineer Intern
    Teleplatforms Apr 2021 - Jul 2021
    Moscow, Moscow, Ru
    • Worked under supervision. Followed established directions to specify, design, and develop hardware systems and interfaces for new and existing products.• Researched solutions to complex technical problems under specific constraints of performance, size, power and cost. Recommended viable and cost-effective approaches, and selected key components.• Performed schematic design and worked closely with the CAD team on developing Printed Circuit Boards layouts.• Managed the Bill Of Materials and understood the product cost makeup.• Co-developed hardware with Firmware and FPGA Design Engineers, collaborated with multiple functional teams across a variety of fields and assisted in board bring up.• Validate and trouble-shoot prototypes and production builds. Generate related reports.• Work with CAD and Contract Manufacturers to produce prototypes and production grade boards.
  • Skolkovo Institute Of Science And Technology
    Product Lifecycle Management Specialist Intern
    Skolkovo Institute Of Science And Technology Apr 2021 - Jun 2021
    Moscow, Moskovskaya Oblast'​, Ru
  • Energocomplex
    Building Services Engineer Intern
    Energocomplex Oct 2019 - Dec 2019
    • As a junior engineer developed design drawings & outline specification for building engineering systems under the guidance of senior engineers: daylight and artificial lighting, energy supply and use.• Was responsible for the in-time release of the designing/working construction documentation in accordance with ISO standards and TPD; confirmed it with the other developers to comply with customers' requirements & wishes, organized meetings.www.ekcompany.ru
  • Roscosmos
    Instrumentation And Control Engineer Intern (Smt)
    Roscosmos Mar 2017 - Jun 2017
    • Assisted Process & Instrumentation engineers in a Surface Mounted Technology laboratory in developing an electronics assembly process.• Evaluated and analyzed designs of new electronic products for manufacturability.• Crafted and updated standard work instructions and standard operation procedures, routing instructions and manufacturing capacity analysis.• Lead and managed a project to improve quality and process throughput.• Monitored the quality and efficiency of the manufacturing process using various equipment (automated optical and X-ray control, etc.).• Assisted Electronic Engineers in elaborating the circuitry and electrical component selection for the manufactured products.www.niitp.ru/en/o-kompanii
  • Ipces
    Project Manager
    Ipces Oct 2015 - Oct 2016
    • Planning, stage-by-stage organization and management of the project;• Distribution of tasks among employees;• Managing and conducting teambuilding activities for employees;• Coordination of activities on the working site of the project;• Finding new partners for the agency;• Organization of meetings, coordination of the group's tasks, work optimization to shorten the dates of multimedia product realization;• Appreciated with a letter of recommendation for being passionate, creative and ethical at work.www.ipces-production.com

Elizaveta Mamardashvili Skills

Python Team Coordination Teamwork Smt Mathcad Project Management Troubleshooting Computer Architecture Mathlab Electrical Engineering Soldering Orcad Simulink C++ Printed Circuit Board Design Altium Designer Integrated Circuits

Elizaveta Mamardashvili Education Details

  • Oregon State University
    Oregon State University
    Electrical Engineering And Computer Science
  • Into Oregon State University
    Into Oregon State University
    Electrical And Electronics Engineering
  • Russian Technological University (Rtu Mirea)
    Russian Technological University (Rtu Mirea)
    Instrumentation Engineering

Frequently Asked Questions about Elizaveta Mamardashvili

What company does Elizaveta Mamardashvili work for?

Elizaveta Mamardashvili works for Shadow Startup

What is Elizaveta Mamardashvili's role at the current company?

Elizaveta Mamardashvili's current role is System-on-Chip Design Engineer and RTL Design Engineer.

What is Elizaveta Mamardashvili's email address?

Elizaveta Mamardashvili's email address is el****@****rofi.ru

What schools did Elizaveta Mamardashvili attend?

Elizaveta Mamardashvili attended Oregon State University, Into Oregon State University, Russian Technological University (Rtu Mirea).

What skills is Elizaveta Mamardashvili known for?

Elizaveta Mamardashvili has skills like Python, Team Coordination, Teamwork, Smt, Mathcad, Project Management, Troubleshooting, Computer Architecture, Mathlab, Electrical Engineering, Soldering, Orcad.

Free Chrome Extension

Find emails, phones & company data instantly

Find verified emails from LinkedIn profiles
Get direct phone numbers & mobile contacts
Access company data & employee information
Works directly on LinkedIn - no copy/paste needed
Get Chrome Extension - Free

Aero Online

Your AI prospecting assistant

Download 750 million emails and 100 million phone numbers

Access emails and phone numbers of over 750 million business users. Instantly download verified profiles using 20+ filters, including location, job title, company, function, and industry.