Marc Huerta
AeroLeads people directory · profile

Marc Huerta Email & Phone Number

ASIC Design Engineer at Apple
Location: San Francisco Bay Area, United States 13 work roles 3 schools
1 work email found @stanford.edu LinkedIn matched
✓ Verified July 2026 4 data sources Profile completeness 86%

Contact Signals · 1 work email

Work email m****@stanford.edu
LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
Role
ASIC Design Engineer
Location
San Francisco Bay Area, United States

Who is Marc Huerta? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Marc Huerta is listed as ASIC Design Engineer at Apple, based in San Francisco Bay Area, United States. AeroLeads shows a work email signal at stanford.edu and a matched LinkedIn profile for Marc Huerta.

Marc Huerta previously worked as Head Teaching Assistant, ENGR 40M at Stanford University School Of Engineering and Teaching Fellow/Instructor, ENGR 40M at Stanford University School Of Engineering. Marc Huerta holds Master Of Science - Ms, Electrical Engineering from Stanford University.

Company email context

Email format at Apple

This section adds company-level context without repeating Marc Huerta's masked contact details.

{first_initial}{last}@stanford.edu
86% confidence

AeroLeads found 1 current-domain work email signal for Marc Huerta. Compare company email patterns before reaching out.

Profile bio

About Marc Huerta

I’m interested in VSLI/digital systems design.

Current workplace

Marc Huerta's current company

Company context helps verify the profile and gives searchers a useful next step.

Apple
Apple
ASIC Design Engineer
California, United States
AeroLeads page
13 roles

Marc Huerta work experience

A career timeline built from the work history available for this profile.

Asic Design Engineer

California, United States

Head Teaching Assistant, Engr 40M

Current

Stanford, California, United States

Lead and coordinate a team of TAs to effectively organize and teach the course, running hands-on lab activities and interactive lectures to enhance understanding of circuit design, signal processing, and digital logic. Assisted with course planning, exam preparation, and student support.

Sep 2024 - Present

Teaching Fellow/Instructor, Engr 40M

Stanford, California, United States

Led the course, and was responsible for all aspects of it (lecturing, exam creation, etc.)• Taught circuity, signal processing, digital logic/circuits through hands-on labs and interactive lectures.

Jun 2024 - Aug 2024

Research Assistant

Stanford, California, United States

Worked on streaming memory accelerator generator for AHA project. https://github.com/StanfordAHA/lake

Mar 2024 - Jun 2024

Teaching Assistant

Working with students to help them achieve the goals of introductory EE course (ENGR 40M) at Stanford essentially. I host office hours, host lab, and do any other duties that pop up as a TA. Also TA'd EE 108: Digital System Design.

Dec 2021 - Mar 2024

Seg Pixel Ip Asic Rtl Design Intern

Cupertino, California, United States

Improved efficiency of embedded cache via functional model and scripting. Implemented changes in RTL.• Wrote cache model in C++ based off specs, RTL, and waves. Verified it via scoreboarding.• Implemented changes derived from quantitative performance calculations on large data sets via python.• Optimized for tradeoffs between area & power v.s. performance.

Jun 2023 - Sep 2023

Undergraduate Research Experience (Reu) Program

Stanford, California, United States

Worked with a Stanford Ph.D. student on building and supporting an open-source multithreaded RTL simulator.• Ultimate goal is for the simulator to compile SystemVerilog code into runnable, structured, and readable C++ code as fast as other standard market RTL simulators.

Jun 2022 - Aug 2022

Undergraduate Research Experience (Reu) Program

Stanford, California, United States

Managed fellow undergrads and high school fellows on our research project “Creating Creative Education/Communication Resources for the Information Sciences.” - Managed and created an all-purpose website to host everyone’s research and work. - Produced multiple videos, scripts, and blogs based on various aspects of the information sciences.

Jun 2021 - Aug 2021

Community Energy Ownership Research Fellow

Remote

Collaborated with a team in going through the Stanford D school design process to need-find and create the best possible financial and emotional ownership models for Shake Energy’s community solar projects. Additionally also made and designed graphics for social media posts for Shake.

Jul 2020 - Aug 2020

2020 Impact Fellow

Stanford, California, United States

Wrote a co-authored research paper and report for TomKat based on Community Solar.

Jul 2020 - Aug 2020

Student Research And Production Assistant In The Program For Writing And Rhetoric

Stanford, Ca

Providing research and production support for the research project on Increasing Access to Archival Research by Early-Stage Undergraduates - Supporting the projects “Treasures from the Archives” podcast and the Oral Archive of Space Exploration. - Researching archival materials, helping produce the podcast, and helping with online dissemination.

Feb 2020 - Jul 2020

Construction Intern

White Eagle General Construction

Various Locations Around The Bay Area

Worked across the Bay Area on various construction projects like flooring, repairs, and building, which also involved set-up, clean-up, and heavy manual labor.- Took the lead across various worksites, being the first to set up, scout the worksite and, report back to the construction manager; assisted the construction-manager personally as well.

Jun 2018 - Aug 2019

Backroom Associate

Emeryville, Ca

Worked in the stock room receiving, unloading, unpacking merchandise orders then sorting them making sure they make it on to the sales floor in a timely, efficient manner. - Reorganized stock room worker's shift times to make unloading times more flexible for the stock room. - Stayed extra hours to make sure everything was sorted correctly and pushed out to the floor.

May 2017 - Aug 2017
3 education records

Marc Huerta education

FAQ

Frequently asked questions about Marc Huerta

Quick answers generated from the profile data available on this page.

What company does Marc Huerta work for?

Marc Huerta works for Apple.

What is Marc Huerta's role at Apple?

Marc Huerta is listed as ASIC Design Engineer at Apple.

What is Marc Huerta's email address?

AeroLeads has found 1 work email signal at @stanford.edu for Marc Huerta at Apple.

Where is Marc Huerta based?

Marc Huerta is based in San Francisco Bay Area, United States while working with Apple.

What companies has Marc Huerta worked for?

Marc Huerta has worked for Apple, Stanford University School Of Engineering, Stanford University, Shake Energy Collaborative, and Tomkat Center.

How can I contact Marc Huerta?

You can use AeroLeads to view verified contact signals for Marc Huerta at Apple, including work email, phone, and LinkedIn data when available.

What schools did Marc Huerta attend?

Marc Huerta holds Master Of Science - Ms, Electrical Engineering from Stanford University.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.

People with similar names

Check these profiles if this is not the Marc Huerta you were looking for.

View similar profiles