AeroLeads people directory · profile

Mark Lyons Email & Phone Number

Layout Designer at pSemi, A Murata Company
Location: Austin, Texas, United States 11 work roles 1 school
1 work email found @psemi.com LinkedIn matched
✓ Verified Jul 2026 4 data sources Profile completeness 100%

Contact Signals · 1 work email

Work email m****@psemi.com
LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
Role
Layout Designer
Location
Austin, Texas, United States
Company size

Who is Mark Lyons? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Mark Lyons is listed as Layout Designer at pSemi, A Murata Company, a with 168 employees, based in Austin, Texas, United States. AeroLeads shows a work email signal at psemi.com and a matched LinkedIn profile for Mark Lyons.

Mark Lyons previously worked as Senior Layout Designer (contractor) at Alpha & Omega Semiconductor and Sr. Layout Designer (Contractor) at Cirrus Logic. Mark Lyons holds Engineering Design Graphics, Electrical And Electronics Engineering from Austin Community College.

Company email context

Email format at pSemi, A Murata Company

This section adds company-level context without repeating Mark Lyons's masked contact details.

{first_initial}{last}@psemi.com
89% confidence

AeroLeads found 1 current-domain work email signal for Mark Lyons. Compare company email patterns before reaching out.

Profile bio

About Mark Lyons

Senior Layout Designer with over 20 years of physical chip design experience. Supervisory and project lead responsibilities with some of the industries leading companies.

Listed skills include Ic, Physical Design, Semiconductors, Floorplanning, and 22 others.

Current workplace

Mark Lyons's current company

Company context helps verify the profile and gives searchers a useful next step.

pSemi, A Murata Company
Psemi, A Murata Company
Layout Designer
Austin, TX, US
Website
Employees
168
AeroLeads page
11 roles · 30 years

Mark Lyons work experience

A career timeline built from the work history available for this profile.

Senior Layout Designer (Contractor)

Current

Austin, Texas

•Custom analog & digital layout and verification in 130 nm•Block and chip level integration and physical verification •Cadence and Calibre

Aug 2018 - Present

Sr. Layout Designer (Contractor)

Austin, Texas

Responsible for floor-planning, layout, and verification of various high voltage analog and digital blocks in Global 180nm using Cadence XL and Calibre physical verification (DRC/LVS/ERC/float/antenna).

May 2018 - Jun 2018

Senior Staff Layout Designer

Austin, Texas

Hired on as a Senior Layout Designer (contract to permanent). Offered a permanent position in February 2010. Responsible for chip and block level integration, custom analog/digital layout design, physical verification, and methodology documentation.

May 2009 - May 2015

Layout Designer - Staff

Austin, Texas

Custom analog/digital layout designer in the Austin Wireless Design Center. Also, responsible for chip and block level APR assignments, parasitic extraction, and physical verification.

Oct 2001 - May 2009

Layout Design Supervisor / Senior Designer

Austin, Texas

Supervised and managed physical design activity for the Mass Storage Design team. Also responsible for APR and custom layout assignments, including chip integration and tape out. Prior to supervisor position, worked as Senior Layout Designer for the Computer Products Division.

Feb 1997 - Oct 2001

Junior Layout Designer

Motorola Incorporated

Austin, Texas

Entry Level to Junior Layout Designer in the Custom Specified Integrated Circuits (8bit micro-controllers) group. Duties included custom analog/digital block level design and physical verification.

Jun 1990 - Feb 1997

Fab Operator

Motorola Incorporated

Austin, Texas

Fab Operator in the APRDL (Advanced Products Research and Development) photo-lithography bay. Became proficient in all stages of the photo-lithographic stage of IC fabrication. Also volunteered to work in HazMat (Hazardous Materials) crew.

May 1989 - Jun 1990
Team & coworkers

Colleagues at pSemi, A Murata Company

Other employees you can reach at psemi.com. View company contacts for 168 employees →

1 education record

Mark Lyons education

FAQ

Frequently asked questions about Mark Lyons

Quick answers generated from the profile data available on this page.

What company does Mark Lyons work for?

Mark Lyons works for pSemi, A Murata Company.

What is Mark Lyons's role at pSemi, A Murata Company?

Mark Lyons is listed as Layout Designer at pSemi, A Murata Company.

What is Mark Lyons's email address?

AeroLeads has found 1 work email signal at @psemi.com for Mark Lyons at pSemi, A Murata Company.

Where is Mark Lyons based?

Mark Lyons is based in Austin, Texas, United States while working with pSemi, A Murata Company.

What companies has Mark Lyons worked for?

Mark Lyons has worked for Psemi, A Murata Company, Alpha & Omega Semiconductor, Cirrus Logic, Silicon Labs, and Vitesse Semiconductor.

Who are Mark Lyons's colleagues at pSemi, A Murata Company?

Mark Lyons's colleagues at pSemi, A Murata Company include Chetan Kumar Dabhi, Sebastian Sanchez, Paul Macquillin, Thirumalai Rengachari, and Matt Anctil.

How can I contact Mark Lyons?

You can use AeroLeads to view verified contact signals for Mark Lyons at pSemi, A Murata Company, including work email, phone, and LinkedIn data when available.

What schools did Mark Lyons attend?

Mark Lyons holds Engineering Design Graphics, Electrical And Electronics Engineering from Austin Community College.

What skills is Mark Lyons known for?

Mark Lyons is listed with skills including Ic, Physical Design, Semiconductors, Floorplanning, Physical Verification, Parasitic Extraction, Microprocessors, and Asic.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.

People with similar names

Check these profiles if this is not the Mark Lyons you were looking for.

View similar profiles