Senior System On A Chip Engineer
CurrentWorking on designing a chiplet based AI inference accelerator for the datacenter. Focused on memory subsystems, chiplet communication, and chiplet networking.Additionally, explored options for FPGA acceleration of peripheral tasks for large AI models.