Who is Max Ko? Overview
A concise factual answer block for searchers comparing this professional profile.
Quick answer
Max Ko is listed as 研究副教授 at 泉州信息工程学院, based in Taichung City, Taiwan, Province of China. AeroLeads shows a work email signal at intel.com and a matched LinkedIn profile for Max Ko.
Max Ko previously worked as Failure Analysis Engineer, Process Engineer at Nvidia and Researcher at 台灣中油. Max Ko holds Doctor Of Philosophy - Phd, Engineering, 84.4 from 義守大學.
Company email context
Email format at 泉州信息工程学院
This section adds company-level context without repeating Max Ko's masked contact details.
{first}.{last}@intel.com
86% confidence
AeroLeads found 1 current-domain work email signal for Max Ko. Compare company email patterns before reaching out.
Profile bio
About Max Ko
Experienced Digital and Radio Frequency Engineer with a demonstrated history of working in the handheld products. Skilled in Embedded Systems , RF circuit design and impedance matching, EMI solutions and PCB DFM. Strong engineering professional with a Ph. D. focused in Electrical Engineering from I-Shou University.
Listed skills include Rf, Embedded Systems, Computer Hardware, Debugging, and 20 others.
Current workplace
Max Ko's current company
Company context helps verify the profile and gives searchers a useful next step.
16 roles
Max Ko work experience
A career timeline built from the work history available for this profile.
研究副教授
研究副教授
Failure Analysis Engineer, Process Engineer
Nvidia server product failure analysis and process improvement.
Jul 2023 - Apr 2024
Nov 2022 - May 2023
Adjunct Assistant Professor
Jul 2019 - Nov 2022
Adjunct Assistant Professor
Jul 2020 - Jul 2021
Adjunct Assistant Professor
Jul 2020 - Jul 2021
電子工程師
Nov 2017 - Jun 2019
Ee&Rf Engineer
System design evaluation Product evaluation and discussions with EE lead and directorEE/RF schematic design Allegro schematic drawing Power rails with power on/off sequence. Function design (SOC(x86), DDR, flash, display, touch screen, speaker, mic, WiFi, BT, GPS, 3G, SD, eMMC, accelerometer, USB, battery charger, level shifter, vibrator, NFC, …, etc) Connection interfaces (I2C, UART, SPI, USB, I2S, SDIO, GPIO, …, etc.) Powr consumption/battery life evaluation for off, sleep and activate Add EMI/ESD related circuits,…etc. Create/Modify PCB BOM with intel PN.EE/RF layout review Review PCB layout drawing (Allegro).Test/QA coordination Test method/coverage discussions and fixture related issue debug/root cause QA related issue debug/root causeODM production line process audit/maintain BFT/SFT failure analysis SMT related major issue root cause/solutions Assembly related major issues root cause/solutions Products: cell phone, tablet, OHRM armband, wireless charger, smart watch
Nov 2012 - Sep 2017
Ee & Rf Engineer
System design evaluation Product evaluation and discussions with ME and VPEE/RF schematic design Allegro schematic drawing Power rails with power on/off sequence. Function design (SOC(ARM), DDR, flash, display, touch screen, speaker, mic, WiFi, BT, GPS, 3G, SD, eMMC, accelerometer, USB, battery charger, level shifter, vibrator, …, etc) Connection interfaces (I2C, UART, SPI, USB, I2S, SDIO, GPIO, …, etc.) Powr consumption/battery life evaluation for off, sleep and activate Add EMI/ESD related circuits,…etc. Create/Modify PCB BOM with ODM PNEE/RF layout review PCB stackup/trace width/layer definition(GND, power plane, high speed/ low speed digital, analog, RF, differential pair,…etc.) Review PCB layout drawing (Allegro).System bring up, analysis and debug. Power on/off, function test, leakage current, SI, RF/desense, EMI and ESD related verification/debug/root cause/solutions VNA, spectrum analyze, signal generator, waveform generator, logic analyzer, oscilloscope, antenna/acoustic/EMI/ESD/thermal lab Test/ME/SW/QA/antenna coordinationTest method/coverage discussions and fixture related issue debug/root cause EE related ME design discussions and related issue debug/root cause SW related EE design discussions and related issue debug/root cause QA test item discussions and EE/test method related issue debug/root cause Antenna related EE design discussions and related issue debug/root causeODM production line process audit/maintain BFT/SFT failure analysis SMT related major issue root cause/solutions Assembly related major issues root cause/solutions Products: E-reader/Tablet
Jan 2011 - Nov 2012
Ee Manager
System design evaluation Product valuation and discussions with PM, ME, SW, FW and QAEE/RF schematic design Mentor/Allegro Schematic drawing Power rails with power on/off sequence. Function design (CPU(x86), SOC(ARM), display, touch screen, speaker, mic, WiFi, BT, GPS, 3G, SD, eMMC, accelerometer, keyboard, USB, SSD, battery charger, level shifter, vibrator, …etc) Connection interfaces(I2C, UART, SPI, USB, I2S, LVDS, SDIO, SMB, GPIO, ADC, LPC, VGA, PCIE, SATA, RJ45, …etc.) Powr consumption/battery life evaluation for off, sleep and activate Add EMI/ESD related circuits,…etc. Create/Modify PCB BOMEE/RF layout review(With layout engineer) PCB stackup/trace width/layer definition(GND, power plane, high speed/ low speed digital, analog, RF, differential pair,…etc.) Review PCB layout drawing (Mentor).System bring up, analysis and debug. Power on/off, function test, leakage current, SI, RF/desense, EMI and ESD related verification/debug/root cause/solutions VNA, spectrum analyze, signal generator, waveform generator, logic analyzer, oscilloscope, antenna/acoustic/EMI/ESD/thermal labTest/ME/SW/QA/antenna coordination Test method/coverage discussions and fixture related issue debug/root cause EE related ME design discussions and related issue debug/root cause SW related EE design discussions and related issue debug/root cause QA test item discussions and EE/test method related issue debug/root cause Antenna related EE design discussions and related issue debug/root causeODM production line process audit/maintain BFT/SFT failure analysis SMT related major issue root cause/solutions System assembly related major issue root cause/solutionsTeam management(~10 persons) EE, power, Audio, video, RF, layout engineers Products: Laptop, E-reader/Tablet
Jul 2007 - Sep 2010
Chief Engineer
Remotek Corporation
System design evaluation Product valuation and discussions with ME, sales and directorEE/RF schematic design OrCAD Schematic drawing Discrete RF circuit design (VCO, Mixer, filter, matching network, balun, attenuator..,etc.) with MCU controls the gain, frequency and output power. ADS simulation for PA/LNA/NF/attenuator, gain/IIP3/OIP3 calculation Add EMI/ESD related circuits,…etc. Create/Modify PCB BOMEE/RF layout Protel PCB layout PCB stackup/trace width calculation/layer definition(GND, power plane, high speed, low speed, RF, differential pair,…etc.) EMI/ESD/RF/power rail/high speed digital/analog signals/DFM related layout drawing/modifications,…,etc.Programming Assembly programming for microcontroller C++ programming for computer test interfaceSystem bring up, analysis and debug. RF/Function/SI related verification/debug/root cause/solutions with VNA/spectrum analyzer/signal generator/waveform generator/oscilloscope EMI/ESD debug/root cause/solutions Products: RF repeater for 2G/3G
Oct 2006 - Jul 2007
Senior Engineer
精誠資訊
System analysis and debug. Digital/RF/Function debug/root cause/solutions spectrum analyzer/signal generator/oscilloscopeRepair SOP documentTeam management 3~5 debug/repair engineers Products: 2G basement RF products repair
Jul 2005 - Aug 2006
電子工程師
Wellring
System analysis and test method/coverage definitions Radar function/schematic analysis Test method definitionsTest instrument setup Power meter, spectrum analyzer, oscilloscope, DMM with GPIB interfaceTest program development Visual BASIC interface test program with C++ compiled instrument librarySOP document Products: Air force Radar automatic debug/repair syste
Jun 2003 - Jun 2005
Test Engineer
Ase Test Limited
RF IC analysis and debug BT/WiFi IC debug and analysisTest program development with RF instruments Graphic interface test program development VNA, Power meter, spectrum analyzer, Signal generator, TDR,Yield analysis/improvement Identify the NTF/Fixture related issues, provide final major failure report for IC designer/fab final yield improvement Products: RF IC test
Aug 2000 - Jun 2003
3 education records
Max Ko education
Doctor Of Philosophy - Phd, Engineering, 84.4
Ph. D., Electrical Engineering
Master Of Engineering (Meng), Electrical And Electronics Engineering
FAQ
Frequently asked questions about Max Ko
Quick answers generated from the profile data available on this page.
What company does Max Ko work for?
Max Ko works for 泉州信息工程学院.
What is Max Ko's role at 泉州信息工程学院?
Max Ko is listed as 研究副教授 at 泉州信息工程学院.
What is Max Ko's email address?
AeroLeads has found 1 work email signal at @intel.com for Max Ko at 泉州信息工程学院.
Where is Max Ko based?
Max Ko is based in Taichung City, Taiwan, Province of China while working with 泉州信息工程学院.
What companies has Max Ko worked for?
Max Ko has worked for 泉州信息工程学院, Nvidia, 台灣中油, 朝陽科技大學, and 弘光科技大學.
How can I contact Max Ko?
You can use AeroLeads to view verified contact signals for Max Ko at 泉州信息工程学院, including work email, phone, and LinkedIn data when available.
What schools did Max Ko attend?
Max Ko holds Doctor Of Philosophy - Phd, Engineering, 84.4 from 義守大學.
What skills is Max Ko known for?
Max Ko is listed with skills including Rf, Embedded Systems, Computer Hardware, Debugging, Mobile Communications, Electronics, Testing, and C.
Find 750M verified contacts
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trialPeople with similar names
Check these profiles if this is not the Max Ko you were looking for.
View similar profiles
