Please complete the CAPTCHA to continue
@samsung.com
✓
LinkedIn matched
A concise factual answer block for searchers comparing this professional profile.
Mayank Parasar, Ph.D. is listed as GPU Modeling @ Apple | Ph.D. Computer Architecture, Georgia Tech | Ex-Nvidia, Samsung | SoC/System IP Modeling | BTech IIT Kharagpur at Apple, based in San Jose, California, United States. AeroLeads shows a work email signal at samsung.com and a matched LinkedIn profile for Mayank Parasar, Ph.D..
Mayank Parasar, Ph.D. previously worked as GPU Architecture Modeling at Apple and Senior Engineer at Samsung Austin Research And Development Center (Sarc) And Advanced Computing Lab (Acl). Mayank Parasar, Ph.D. holds Doctor Of Philosophy (Ph.D.), Computer Engineering from Georgia Institute Of Technology.
This section adds company-level context without repeating Mayank Parasar, Ph.D.'s masked contact details.
AeroLeads found 1 current-domain work email signal for Mayank Parasar, Ph.D.. Compare company email patterns before reaching out.
Mayank Parasar has received his Ph.D. from the School of Electrical and Computer Engineering at Georgia Institute of Technology in July, 2020. He received an M.S. in Electrical and Computer Engineering from Georgia Tech in 2017 and a B.Tech. in the Electrical Engineering department from the Indian Institute of Technology (IIT) Kharagpur in 2013.He works in computer architecture with a research focus on proposing breakthrough solutions in the field of interconnection networks, memory system, and system software/application layer co-design. His dissertation, titled "Subactive Techniques for Guaranteeing Routing and Protocol Deadlock Freedom in Interconnection Networks", formulates techniques that guarantee deadlock freedom with a significant reduction in both area and power budget.He held the position of AMD Student Ambassador at Georgia Tech in the year 2018-19. He received the Otto & Jenny Krauss Fellow award in the year 2015-16.
Listed skills include Matlab, C, Programming, Computer Architecture, and 14 others.
Company context helps verify the profile and gives searchers a useful next step.
A career timeline built from the work history available for this profile.
Cupertino, California, Us
* Worked on GPU L1 & L2 cache* Implemented atomic instructions and variant of load instructions in GPU caches* Implemented floating point numerics validationDeveloping next-generation GPU architecture for Apple Silicon, focusing on memory and shader subsystems to optimize performance across diverse workloads.
• Modelling of the next Gen mobile GPU graphics pipeline• Working on fixed-function units: Scan Converter, Depth Block, Color Block (constitute ‘Pixel Pipe’)• Worked on the PBB (Primitive Batch Binning) module Increases cache hit rate by using the spatial locality across primitives in a given screen space• Worked on Two-Level PBB (TLPBB) – a mobile GPU-friendly feature Requires driver (software) support -- (HW/SW co-design)
• Verilator modeling of industry grade, production RTL of Memory Controller• Performance engineer for Memory Controller for LPDDR4, LPDDR5, LPDDR5x• Features included AES encryption, In-band ECC, Arm Memory Tagging Extension (MTE)• Performance engineer for Coherent Interconnect• RTL/C++ correlation and RTL performance verification
Atlanta, Georgia , Us
I work in the field of Computer Architecture and Systems.I do research in:Network on Chip:Dennard scaling has stopped and Moore's law is also on the verge of end. In such a scenario better management of on-chip resources is the key for high performant and energy efficient architecture.Coming up with innovative on-chip network design, while keeping in mind the limitations and constraints introduced by underlying circuit-technology and software stack running on it, incites me. Memory: I am interested in both on-Chip and off-chip memory management. Cache in particular interests me.With upcoming many-core architectures (Many-Core CPUs, GPUs, Neural Networks) management of on-chip memory is becoming exceedingly crucial.
Atlanta, Georgia , Us
Teaching Assistant for course ECE-3056: Architecture, Concurrency and Energy in Computation
Santa Clara, Ca, Us
I have worked on Instruction-set Simulator for ARM CPU written in C with QEMU infra.I also got the opportunity to work in Post-Silicon validation of the Denver-CPU by Nvidia.
In
1. Designed the filters and signal conditioning circuit for Humidity Polymeric Capacitive Sensor.2. Designed the filter and signal conditioning circuit for Zirconia based Oxygen sensor.
Quick answers generated from the profile data available on this page.
Mayank Parasar, Ph.D. works for Apple.
Mayank Parasar, Ph.D. is listed as GPU Modeling @ Apple | Ph.D. Computer Architecture, Georgia Tech | Ex-Nvidia, Samsung | SoC/System IP Modeling | BTech IIT Kharagpur at Apple.
AeroLeads has found 1 work email signal at @samsung.com for Mayank Parasar, Ph.D. at Apple.
Mayank Parasar, Ph.D. is based in San Jose, California, United States while working with Apple.
Mayank Parasar, Ph.D. has worked for Apple, Samsung Austin Research And Development Center (Sarc) And Advanced Computing Lab (Acl), Georgia Institute Of Technology, Amd, and Nvidia.
You can use AeroLeads to view verified contact signals for Mayank Parasar, Ph.D. at Apple, including work email, phone, and LinkedIn data when available.
Mayank Parasar, Ph.D. holds Doctor Of Philosophy (Ph.D.), Computer Engineering from Georgia Institute Of Technology.
Mayank Parasar, Ph.D. is listed with skills including Matlab, C, Programming, Computer Architecture, Digital Signal Processing, Digital Image Processing, Analog Circuit Design, and Analog Signal Processing.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial Search contacts