Verilog Fpga C++ Vhdl Matlab Simulations Static Timing Analysis Optimization C Perl Vlsi Control Systems Design Modelsim Algorithms Debugging Latex Tcl Simulink Spice Asic Timing Closure Linux Lvds Integrated Circuit Design Field Programmable Gate Arrays Application Specific Integrated Circuits Very Large Scale Integration Simulation Power Analysis Control System Design Cad Hspice Memory Interfaces Timing Modeling Power Modeling Ic Design Digital Design Mechatronics Digital Signal Processing