Meng Peun Tan
AeroLeads people directory · profile

Meng Peun Tan Email & Phone Number

Engineer Principal, Process Integration at TSMC WA (Fab11) at TSMC
Location: Vancouver, Washington, United States 7 work roles 3 schools
2 work emails found @wafertech.com LinkedIn matched
✓ Verified May 2026 4 data sources Profile completeness 100%

Contact Signals · 2 work emails

Work email m****@wafertech.com
LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
Role
Engineer Principal, Process Integration at TSMC WA (Fab11)
Location
Vancouver, Washington, United States
Company size

Who is Meng Peun Tan? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Meng Peun Tan is listed as Engineer Principal, Process Integration at TSMC WA (Fab11) at TSMC, a company with 12836 employees, based in Vancouver, Washington, United States. AeroLeads shows a work email signal at wafertech.com and a matched LinkedIn profile for Meng Peun Tan.

Meng Peun Tan previously worked as Engineer Principal, Process Integration at Tsmc and Module & Integration Yield Engineer at Intel Corporation. Meng Peun Tan holds Phd, Electrical Engineering, 4.00 from University Of Illinois At Urbana-Champaign.

Company email context

Email format at TSMC

This section adds company-level context without repeating Meng Peun Tan's masked contact details.

{first_initial}{last}@wafertech.com
89% confidence

AeroLeads found 2 current-domain work email signals for Meng Peun Tan. Compare company email patterns before reaching out.

Profile bio

About Meng Peun Tan

Semiconductor process technologist experienced in high-volume 200/300-mm wafer fab as well as III-V optical device fabrication. Worked on a wide range of technology nodes including development of advanced nodes (10nm and below). Performed research activities on active photonic devices as well as planner waveguides for optical communications and interconnects. Involved in cross-functional teams for customer engagement, process customization, production ramp-up, excursion containment, and continuous improvement. Expertise includes process development/qualification, DOE, yield enhancement, SPC, FMEA, technology/product transfer, mask tapeout, defect metrology, and physical/electrical failure analysis. Hands-on experience with various process modules and metrology techniques including photolithography, dry/wet etch, CVD/PVD, diffusion furnace, ion implantation, CMP, SEM, optical microscopy, profilometer, ellipsometry, as well as electrical/optical bench testing.

Listed skills include Matlab, Scanning Electron Microscopy, Semiconductor Lasers, Rsoft, and 46 others.

Current workplace

Meng Peun Tan's current company

Company context helps verify the profile and gives searchers a useful next step.

TSMC
Tsmc
Engineer Principal, Process Integration at TSMC WA (Fab11)
hsinchu, taiwan, taiwan
Website
Employees
12836
AeroLeads page
7 roles

Meng Peun Tan work experience

A career timeline built from the work history available for this profile.

Engineer Principal, Process Integration

Current

Camas, Washington, United States

  • Owner of logic, SRAM, flash, EEPROM, and mixed-signal IC products across multiple technology nodes for numerous foundry customers with knowledge of automotive standards and familiarity in CMOS, BJT, LDMOS, and passive.
  • Serve as the technical lead of Fab11 New Tape-Out team. Conciliate customer’s tape-out requirements and TSMC offerings. Routinely creates process flow for new products as well as TSMC Cybershuttle.
  • Expanded fab's technology portfolio by creating and executing reliability qualification plans for new process options and IPs, thus securing numerous new product introductions and sources of revenue.
  • Participated in resource/capacity planning, milestone setting, process piloting, and performance matching for a technology transfer project aiming to help customer navigate supply chain geopolitical risks.
  • Helped a top TSMC customer to score a design win through customization of mask tapeout and execution of complex engineering corner-split plans.
  • Acted as project lead for product transfer that met customer’s aggressive schedule and successfully matched source fab's baseline yield on pilot lot.
Jan 2017 - Present

Module & Integration Yield Engineer

Hillsboro, OR

  • Develop, qualify, improve, and maintain bright-field wafer defect inspection tool in the Logic Technology Development organization. Assist in establishing equipment roadmap to address new technical challenges presented.
  • Participated in defect reduction activities for 14-nm, 10-nm, and 7-nm technology nodes in various development cycles.
  • Created robust wafer inspection recipes for various front and back end process steps using expertise in optics and image processing to significantly increase inline defect visibility.
  • Resolved a wide variety of tool issues including software bugs as well as faulty components by working closely with tool vendor. Improved inventory and documentation to shorten time waiting for replacement parts. As a.
  • Lead a cross-site team and coordinated transfer of module-specific process recipes, procedures, and learning to high volume manufacturing sites.
Apr 2013 - May 2016

Graduate Research Assistant

Urbana-Champaign, Illinois Area

  • Performed research activities on semiconductor optoelectronic devices in Professor Kent Choquette’s group ranging from design, modeling, fabrication, testing, to result publication and presentation.
  • Demonstrated single mode photonic crystal vertical-cavity surface-emitting lasers (VCSELs) capable of error-free data transmission over kilometer-long fiber links at high data rate (25 Gb/s) while operating at.
  • Demonstrated a novel VCSEL modulation scheme with record-low switching power and record-high extinction ratio utilizing bias-controlled polarization switching enabled by anisotropic optical and current aperture design..
  • Assisted in optoelectronic device characterization for a cross-campus, multidisciplinary research project exploring non-invasive optogenetic applications to wirelessly control neural activities in living organisms.
  • Modeled filamentation and lateral mode stabilizing schemes suitable for mass production using the beam-propagation method in a project that successfully reduced catastrophic mirror damage in high-power semiconductor.
Aug 2007 - Dec 2012

Graduate Teaching Assistant

Urbana-Champaign, Illinois Area

Supervised lab sessions and demonstrated use of equipments to students for ECE 495 (Photonic Device Laboratory).

Jan 2012 - May 2012

Graduate Technical Intern

Hillsboro, OR

  • Studied and modeled optical multiplexer/demultiplexer in optical interconnects employing wavelength division multiplexing (WDM) for the Intel Components Research organization.
  • Transferred synthesized learning of device physics and simulation methods from extensive literature research to the employing organization.
  • Designed and modeled WDM devices as well as laser-to-waveguide coupling for new wavelengths using commercial FDTD and beam-propagation method (BPM) as well as self-developed semi-analytical simulation tools. Simulated.
Jun 2011 - Aug 2011

Graduate Teaching Assistant

Urbana-Champaign, Illinois Area

Supervised lab sessions and demonstrated use of equipments to students for ECE 495 (Photonic Device Laboratory). Also graded students' lab reports.

Jan 2008 - May 2008

Graduate Teaching Assistant

Urbana-Champaign, Illinois Area

  • Head teaching assistant for ECE 442 (Electronic Circuits):
  • Held office hours to answer questions regarding lectures and homework assignments.
  • Prepared detailed homework solution sets and graded homework assignments.
Aug 2007 - Dec 2007
Team & coworkers

Colleagues at TSMC

Other employees you can reach at tsmc.com. View company contacts for 12836 employees →

3 education records

Meng Peun Tan education

FAQ

Frequently asked questions about Meng Peun Tan

Quick answers generated from the profile data available on this page.

What company does Meng Peun Tan work for?

Meng Peun Tan works for TSMC.

What is Meng Peun Tan's role at TSMC?

Meng Peun Tan is listed as Engineer Principal, Process Integration at TSMC WA (Fab11) at TSMC.

What is Meng Peun Tan's email address?

AeroLeads has found 2 work email signals at @wafertech.com for Meng Peun Tan at TSMC.

Where is Meng Peun Tan based?

Meng Peun Tan is based in Vancouver, Washington, United States while working with TSMC.

What companies has Meng Peun Tan worked for?

Meng Peun Tan has worked for Tsmc, Intel Corporation, and University Of Illinois At Urbana-Champaign.

Who are Meng Peun Tan's colleagues at TSMC?

Meng Peun Tan's colleagues at TSMC include Mike Wu, Cheng-Han Yu, Ph.D., Yen Chi Cheng, 李政毅, and Wu Joey.

How can I contact Meng Peun Tan?

You can use AeroLeads to view verified contact signals for Meng Peun Tan at TSMC, including work email, phone, and LinkedIn data when available.

What schools did Meng Peun Tan attend?

Meng Peun Tan holds Phd, Electrical Engineering, 4.00 from University Of Illinois At Urbana-Champaign.

What skills is Meng Peun Tan known for?

Meng Peun Tan is listed with skills including Matlab, Scanning Electron Microscopy, Semiconductor Lasers, Rsoft, Photonic Crystals, Semiconductor Fabrication, L Edit, and Photolithography.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.