Mikael Trigo Da Silva Email & Phone Number
Who is Mikael Trigo Da Silva? Overview
A concise factual answer block for searchers comparing this professional profile.
Mikael Trigo Da Silva is listed as Timing and Scoring Systems Developer at Swiss Timing Ltd, a with 231 employees, based in Bern, Berne, Switzerland. AeroLeads shows a matched LinkedIn profile for Mikael Trigo Da Silva.
Mikael Trigo Da Silva previously worked as Timing & Scoring Systems Developer at Swiss Timing Ltd and Hardware Development Engineer at Netmodule Ag. Mikael Trigo Da Silva holds Master Of Science (M.Sc.), Embedded System, Electrical, Electronics And Communications Engineering, 5.4/6.0 Average ( 6.0/6.0 For The Master Thesis) from University Of Applied Sciences And Arts Western Switzerland.
Email format at Swiss Timing Ltd
This section adds company-level context without repeating Mikael Trigo Da Silva's masked contact details.
Review company-level records connected to Mikael Trigo Da Silva before choosing the right outreach path.
About Mikael Trigo Da Silva
Electronic Engineer with a Master degree in embedded system. Experience as digital designer with a big interest for FPGA technologies and hardware design.Specialties: - R&D in embedded system- FPGA development ( Xilinx , Lattice) using VHDL in variety custom projects- HDL verification ( VHDL 2008)- SoC-zynq-7000 architecture- IEC62439 (PRP/HSR)- SW-FW co-design using LUA scripting language as HW abstraction layer- Hardware Schematic entry (Altium)- low level software ( C , python)Tools:HDL designer, Modelsim, Vivado, Lattice Diamond, Altium,
Listed skills include Electronics, Fpga, Vhdl, System Logic, and 14 others.
Mikael Trigo Da Silva's current company
Company context helps verify the profile and gives searchers a useful next step.
Mikael Trigo Da Silva work experience
A career timeline built from the work history available for this profile.
Hardware Development Engineer
Embedded Hardware Engineer in a wide variety of customer projects FPGA related work :- FPGA development & verification- Netjury (Ethernet Real-time test device) FPGA development of real-time(MAC layer) Ethernet packet generator and analyzer l: http://www.netmodule.com/products/automation/network-test-device.html- PRP & HSR IP core implementation : http://www.netmodule.com/de/technologies/industrial-ethernet/iec62439-IP-core.html - FPGA implementation of the Signal chain of high performance Software Defined Radio (SDR). Modem to extend Ethernet connections over the air-FPGA-Based system for a three axes piezo motion controller for driving Piezoelectric positionersSchematic Project:- Complete development of two compact board (8 layers and 12 layers) for a complete embedded motion controller for piezo positionersOthers:- TI PRU-ICSS programming
Master Thesis Student
Design specification and development of a High-availability Seamless Redundancy (HSR) RedBox (management of the HSR protocol for NON-HSR capable devices in industrial Ethernet redundant network) in a FPGA. Solution as IP Core using VHDL code with Xilinx environment. The main focus was developing efficient data management and finding proper algorithms as to reach timing closure and low resources. Development of test bench for RTL functional simulation.Key words: VHDL, Ethernet, Secure Protocols, MAC, memory management, simulation&verification (VHDL).
Scientific Collaborators 20%
JTAG testing study for the PCB manufactured at the EIA-FR. Creation of a tutorial and a practical work about the software CoFLUENT for the Bachelor students.
Bachelor Thesis
Creation of a benchmark fort studies of high speed data transmission in relation with the ATLAS detector of the large Hadron Collider (LHC). PCB design to accommodate 640 MHz dedicated lines, consideration of potential interference and cross talk effects. FPGA-based processing system using VHDL to run/monitor data through transceivers in order to test a dedicated chip. Creation of a LabVIEW interface (GUI) to send/receive commands with the FPGA.Link: https://webapp.eia-fr.ch/gestionprojets/uploads/2011/B12GE30_TrigoDaSilva_Studies_of_High_Speed_Data_Transmission.pdf
Assistant Engineer
Performing automatic and manual testing on electronic circuits that comes out of production. The mains tasks was to find failure and repair the defective unit in the aeronautics testing department. Improving small test unit.
Apprenticeship
Analog/numeric electronic design development for the company and for dedicated projects. PCB design using Altium designer (maximum 2 layer), programming microcontrollers PIC, realization of benchmark. Creation from scratch of solar panel which follows the sun in two axes to charge a battery efficiently. The mains tasks were: Project management (along with the mechanical department), schematic creation, PCB design, signal processing, PIC programming, development of efficient algorithm.
Colleagues at Swiss Timing Ltd
Other employees you can reach at swisstiming.com. View company contacts for 231 employees →
Michel Widmer
Colleague at Swiss Timing LtdNeuchâtel, Switzerland
View →
LC
Loris Christe
Colleague at Swiss Timing LtdDelémont, Jura, Switzerland
View →
JF
Jörg Felber
Colleague at Swiss Timing LtdBasel, Switzerland
View →
SG
Sebastian Gragert
Colleague at Swiss Timing LtdGreater Leipzig Area, Germany
View →
JF
Joris Farine
Colleague at Swiss Timing LtdBassecourt, Jura, Switzerland
View →
MB
Mario Bianchi
Colleague at Swiss Timing LtdVilleret, Berne, Switzerland
View →
RB
Ronny Britsche
Colleague at Swiss Timing LtdLeipzig, Saxony, Germany
View →
LK
Ludovic Kurth
Colleague at Swiss Timing LtdLa Chaux-De-Fonds, Neuchâtel, Switzerland
View →
AS
André Schumacher
Colleague at Swiss Timing LtdGreater Leipzig Area, Germany
View →
AZ
Alain Zobrist
Colleague at Swiss Timing LtdCorgémont, Berne, Switzerland
View →
Mikael Trigo Da Silva education
Master Of Science (M.Sc.), Embedded System, Electrical, Electronics And Communications Engineering, 5.4/6.0 Average ( 6.0/6.0 For The Master Thesis)
Bachelor Of Applied Science (Basc), Electrical And Electronics Engineering
Exchange Student In Bellingham, Usa, English,Economy Basics,Math And Physics
Federal Certificate Of Capacity, Electronic, Electrical And Electronics
Professional Technical Maturity Certificate
Frequently asked questions about Mikael Trigo Da Silva
Quick answers generated from the profile data available on this page.
What company does Mikael Trigo Da Silva work for?
Mikael Trigo Da Silva works for Swiss Timing Ltd.
What is Mikael Trigo Da Silva's role at Swiss Timing Ltd?
Mikael Trigo Da Silva is listed as Timing and Scoring Systems Developer at Swiss Timing Ltd.
Where is Mikael Trigo Da Silva based?
Mikael Trigo Da Silva is based in Bern, Berne, Switzerland while working with Swiss Timing Ltd.
What companies has Mikael Trigo Da Silva worked for?
Mikael Trigo Da Silva has worked for Swiss Timing Ltd, Netmodule Ag, Keymile, Eia-Fr, and Lawrence Berkeley National Laboratory.
Who are Mikael Trigo Da Silva's colleagues at Swiss Timing Ltd?
Mikael Trigo Da Silva's colleagues at Swiss Timing Ltd include Michel Widmer, Loris Christe, Jörg Felber, Sebastian Gragert, and Joris Farine.
How can I contact Mikael Trigo Da Silva?
You can use AeroLeads to view verified contact signals for Mikael Trigo Da Silva at Swiss Timing Ltd, including work email, phone, and LinkedIn data when available.
What schools did Mikael Trigo Da Silva attend?
Mikael Trigo Da Silva holds Master Of Science (M.Sc.), Embedded System, Electrical, Electronics And Communications Engineering, 5.4/6.0 Average ( 6.0/6.0 For The Master Thesis) from University Of Applied Sciences And Arts Western Switzerland.
What skills is Mikael Trigo Da Silva known for?
Mikael Trigo Da Silva is listed with skills including Electronics, Fpga, Vhdl, System Logic, C, Matlab, Embedded Systems, and Embedded Linux.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial