Digital System Engineer
CurrentResponsible for implementing the digital architecture of the WiFi Medium Access Control (MAC) RX chain based on the IEEE standard.Testing and validating the RTL design by creating test-benches, running simulations, building tools and creating HW-checks to ensure a bug-free design.Involved in the FPGA prototyping and made several contributions that improved.