Design And Verification Project Engineer
PCIe Verification project -->Owned nightly regression runs with covearge collection,analysis and report generation for the PCIe IP. ->Debugged data-link layer related test failures, modified testcases for callbacks to implement an error injection mechanism.