AeroLeads people directory · profile
Björn Berglöf Email & Phone Number
Senior Asic and Fpga lead designer
at
yDesign AB
LinkedIn matched
✓ Verified Jun 2026
3 data sources
Profile completeness 100%
Current company
Role
Senior Asic and Fpga lead designer
Location
Rönninge, Stockholm County, Sweden
Company size
Who is Björn Berglöf? Overview
A concise factual answer block for searchers comparing this professional profile.
Quick answer
Björn Berglöf is listed as Senior Asic and Fpga lead designer at yDesign AB, a company with 21 employees, based in Rönninge, Stockholm County, Sweden. AeroLeads shows a matched LinkedIn profile for Björn Berglöf.
Björn Berglöf previously worked as Senior Asic/Fpga lead designer at Ydesign Ab and Senior Asic/Fpga/Sw designer at Marvell Semiconductor. Björn Berglöf holds Ms. Ee, Electronics from Kth Royal Institute Of Technology.
Company email context
Email format at yDesign AB
This section adds company-level context without repeating Björn Berglöf's masked contact details.
yDesign AB
Review company-level records connected to Björn Berglöf before choosing the right outreach path.
Profile bio
About Björn Berglöf
Wide experience as chip/electronics designer: Asic / Fpga / Sw / Embedded.Skills: Technical lead, good verbal/visual/writing communicator, creative and responsible.Design: SystemVerilog/VHDL/Verilog. Roles: design, system, methodology, trouble shooter, prototyping. Applications: telecom, Tbps ethernet switching, fighter aircraft, mobile phones, video servers. Ten year as self-employed consultant.Patents and many patent-worthy designs.
Listed skills include Fpga, Asic, Vhdl, Embedded Systems, and 27 others.
Current workplace
Björn Berglöf's current company
Company context helps verify the profile and gives searchers a useful next step.
Ydesign Ab
8 roles
Björn Berglöf work experience
A career timeline built from the work history available for this profile.
Senior Asic/Fpga Lead Designer
Current1000+ MGate asic designs in TSMC16/6nm for high bandwidth ethernet switch/router chips. Responsible for design of switch fabric control. Architecture and design of a pipelined SRAM handler for high rate, multiple ALU, statistical RmW. Created patent level algorithms and design for traffic shaping (high speed arithmetic functions). System and RTL design of.
Jan 2016 - Present
Senior Asic/Fpga/Sw Designer
Lead designer CPU interfaces. Several designs in TSMC 28nm asics for 200Gb/s ethernet, including arithmetics, caches and ring-bus structures at very high rates. Prototyping using top-end Xilinx FPGAs, enabling hardware and software co-verification before the asic is manufactured. Defining boot sequences, embedded cores and pushing sw/hw-performance.
Jan 2011 - Dec 2015
Senior Fpga Designer
Designing a 20Gbps Video-on-demand server. Several Altera FPGA designs including AES and MD5 crypto, BCH error-correcting-coding, packet classification, multi-channel DMA, metering/shaping of traffic as well as various high-speed interfaces and BIST's. Designing drivers, apps and debug in C/Linux.
Jun 2006 - Dec 2010
Senior Asic/Fpga Designer
Xelerated
Designing a 40Gbps network processor (100Mgate+). Responsible for generic DDR-SRAM / FCRAM / RLDRAM / NSE / CAM programmable interfaces, handling i/o at 530Mbps/pin. Also designed co-processor in Xilinx FPGA handling high performance shaping and metering.
Jun 2002 - May 2006
Consultant/Owner
Mr Bear Ab
Contract with Ericsson Telecom in Älvsjö, Stockholm 2001-2002.Designing a voice processing ASIC. Designing high performance arithmetic blocks. Used Celaro hardware acclerator for verification. Contract with Saab Avionics, in Kista, Stockholm 1997-2001.Designing a graphics processor ASIC for the Gripen fighter jet. Tool support and contacts with vendor..
Jan 1993 - May 2002
Consulting Analog/Asic/Sw Designer
Ångpanneföreningen
Four Texas Instruments asics. Modem designs for laptops (analog design/real-time assembly programming). Parking meters (battery chagers/power supply).
Apr 1988 - Jan 1993
Lecturer
University Of Zambia (Africa)
Giving course: 'Communication Theory and Systems' for final year telecom. students. Supervising BA students electronics projects.
Aug 1986 - Mar 1988
1 education record
Björn Berglöf education
FAQ
Frequently asked questions about Björn Berglöf
Quick answers generated from the profile data available on this page.
What company does Björn Berglöf work for?
Björn Berglöf works for yDesign AB.
What is Björn Berglöf's role at yDesign AB?
Björn Berglöf is listed as Senior Asic and Fpga lead designer at yDesign AB.
Where is Björn Berglöf based?
Björn Berglöf is based in Rönninge, Stockholm County, Sweden while working with yDesign AB.
What companies has Björn Berglöf worked for?
Björn Berglöf has worked for Ydesign Ab, Marvell Semiconductor, Edgeware Ab, Xelerated, and Mr Bear Ab.
How can I contact Björn Berglöf?
You can use AeroLeads to view verified contact signals for Björn Berglöf at yDesign AB, including work email, phone, and LinkedIn data when available.
What schools did Björn Berglöf attend?
Björn Berglöf holds Ms. Ee, Electronics from Kth Royal Institute Of Technology.
What skills is Björn Berglöf known for?
Björn Berglöf is listed with skills including Fpga, Asic, Vhdl, Embedded Systems, Verilog, Modelsim, Hardware Architecture, and Soc.
Find 750M verified contacts
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial