Please complete the CAPTCHA to continue
@microsoft.com
✓
LinkedIn matched
A concise factual answer block for searchers comparing this professional profile.
Nick Tram is listed as Sr. Design Verification Engineer at Microsoft, a company with 10 employees, based in Kenmore, Washington, United States. AeroLeads shows a work email signal at microsoft.com and a matched LinkedIn profile for Nick Tram.
Nick Tram previously worked as Design Verification Engineer at Microsoft and Hardware Design Verification Engineer at Ibm. Nick Tram holds Bs, Electrical Engineering from Michigan State University.
This section adds company-level context without repeating Nick Tram's masked contact details.
AeroLeads found 1 current-domain work email signal for Nick Tram. Compare company email patterns before reaching out.
Most recently I have been doing mostly pre-silicon verification utilizing UVM for blocks inside of Microsoft custom silicon projects including XBox, Hololens, and custom server silicon. This includes initial architecture review to help drive design decisions to improve design robustness and ease of verification. I have owned and driven numerous UVM testbenches from concept to completion including verification test plan development, test bench implementation, and coverage closure. I have the flexibility to work and assist on multiple projects concurrently and have been able to quickly ramp up on new projects, assess the existing issues where necessary in order to create & implement a solution to the problem.In addition, I have also worked on both unit and chip level verification of custom silicon utilizing a Microsoft developed C/C++ chip level verification environment which is used for pre-silicon chip simulation/emulation as well as post-silicon validation efforts.I have experience in digital functional hardware verification of server storage & IO adapter ASICs & SoCs for IBM's Server Technology Group (STG). I have experience developing a verification environment for a MESA cycle based simulator, writing the verification environment code as well as enhancing and modifying pre and post processors (PERL) for the unit simulation with consideration for full chip simulation. This environment is IBM's proprietary Fusion Reuse Methodology (FRM) which is very similar to Cadence's OVM/UVM in that it has monitors, drivers/transactors, and checkers. In addition to coding the environment, I have experience in writing directed & constrained random tests to verify the logic based upon a verification plan derived from the product specifications & user's guide.Specialties: I have experience in working with a C/C++ based chip level verification environment designed internally at Microsoft. In addition to this chip level verification, I have worked with UVM to do unit/block level verification. I have experience in developing and maintaining a MESA based environment that integrates drivers/transactors, monitors, & checkers. The environment uses a cycle based simulator to test out functionality of RTL logic using IBM's proprietary Fusion Reuse Methodology (C/C++ based & has PERL pre/post processors), which is similar to Cadence's OVM/UVM.
Listed skills include Perl, Asic, Debugging, Testing, and 19 others.
Company context helps verify the profile and gives searchers a useful next step.
A career timeline built from the work history available for this profile.
Redmond, Washington, US
XBox Silicon- Owned & led the verification of an image processing block that interacted with 3rd party IP & C-Models- Created multiple UVM to C-Model wrappers that were used across multiple UVM testbenchesMicrosoft custom server silicon- Inherited & enhanced multiple UVM based testbenches including scoreboard enhancements, test & sequence enhancements, as.
Redmond, Washington, US
Microsoft custom server silicon- Led the verification of unit level block inside Microsoft custom silicon- Utilized MatLab generated C-Models for UVM environment checking including writing the UVM to C DPIs and C-Model wrapperMicrosoft HoloLens Silicon - Holographic Processing Unit (HPU)- Led the verification of various unit level blocks inside the HPU.
Armonk, New York, NY, US
Design, develop, implement, and modify C/C++ based verification test environment to perform digital functional verification of RTL using IBM MESA based cycle accurate simulation for IBM server & storage ASICs. Managed & qualified RTL & verification environment releases. Triaged & debugged regression failures & drove coverage closure.
East Lansing, MI, US
Assisted professor in the ECE department by proctoring exams, grading homework & exams, hosted office hours, & managed grades for a large class (70+ students).
Armonk, New York, NY, US
Co-op position doing enhancement to legacy hardware test code for server storage adapters. Worked in the lab running performance regression tests. As an additional side/personal assignment, implemented and brought up new functionality in existing card hardware through lab rework and debug.
Armonk, New York, NY, US
Designed & developed test bench cards used to test functionality & features of a Cell BE based card. Analyzed & reworked card schematics & PCB layout using Cadence tools. Communicated with external vendors & procurement team to research, select, & qualify components.
Charlotte, North Carolina, US
Assisted in updating software requirements and documentation as well as performing code changes to a controlled & tracked database on the Block III ADIRU GPS team developing for the Airbus A380 jetliner.
Other employees you can reach at microsoft.com. View company contacts for 10 employees →
Lynn Lyn
Colleague at Microsoft
Singapore, Singapore, Singapore
View →
GN
Gary Neitzke
Colleague at Microsoft
Duvall, Washington, United States, United States
View →
MM
Muskan Maheshwari
Colleague at Microsoft
Jodhpur, Rajasthan, India, India
View →
SV
Selene Valdez
Colleague at Microsoft
Dallas-Fort Worth Metroplex, United States
View →
TA
Theresa Alexander
Colleague at Microsoft
Miami, Florida, United States, United States
View →
NN
Non No
Colleague at Microsoft
Fier, Fier, Albania, Albania
View →
FT
France Training Coach
Colleague at Microsoft
Paris, Île-de-France, France, France
View →
LL
Lucrezia Lauri
Colleague at Microsoft
Tivoli, Latium, Italy, Italy
View →
FQ
Firuz Qocayev
Colleague at Microsoft
Absheron District, Absheron - Khizi, Azerbaijan, Azerbaijan
View →
JH
Joel Homes
Colleague at Microsoft
Jamaica, New York, United States, United States
View →
Quick answers generated from the profile data available on this page.
Nick Tram works for Microsoft.
Nick Tram is listed as Sr. Design Verification Engineer at Microsoft.
AeroLeads has found 1 work email signal at @microsoft.com for Nick Tram at Microsoft.
Nick Tram is based in Kenmore, Washington, United States while working with Microsoft.
Nick Tram has worked for Microsoft, Ibm, Michigan State University, and Honeywell Aerospace.
Nick Tram's colleagues at Microsoft include Lynn Lyn, Gary Neitzke, Muskan Maheshwari, Selene Valdez, and Theresa Alexander.
You can use AeroLeads to view verified contact signals for Nick Tram at Microsoft, including work email, phone, and LinkedIn data when available.
Nick Tram holds Bs, Electrical Engineering from Michigan State University.
Nick Tram is listed with skills including Perl, Asic, Debugging, Testing, Hardware, Simulations, Embedded Systems, and Verification.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial Search contacts