Ic Design Engineer
Current• Proficient in Linux-based Design Verification with a track record in regression and coverage analysis, aligning with team objectives.• Demonstrated efficiency in error identification from regression error, enhancing team troubleshooting effectiveness.• Familiar with Universal Verification Methodology (UVM) fundamentals.• Skilled in SystemVerilog and Verilog, with hands-on experience in executing and interpreting regression tests.