Software Engineer
CurrentCurrently a part of a team designing a novel RISC-V CPU architecture, working on a cycle accurate Micro-architectural System Simulator written in C/C++.Developed a C++ library which decodes ethernet data frames carrying stock market data encoded according to proprietary protocols, to verify FPGA kernels used in High-Frequency Trading.