AeroLeads people directory · profile

Paul Colestock Email & Phone Number

A better starting point for the DoD and the Semiconductor Industry. Design driven from Atoms, to Assembly and AI. at Midwest Microelectronics Consortium (MMEC)
Location: Salinas, California, United States 17 work roles 2 schools
1 work email found @globalfoundries.com 9 phones found area 408, 925, 512, 949, and 978 LinkedIn matched
✓ Verified Jun 2026 4 data sources Profile completeness 100%

Contact Signals · 1 work email · 9 phones

Work email p****@globalfoundries.com
Direct phone (408) ***-****
LinkedIn Profile matched
3 free lookups remaining · No credit card
Role
A better starting point for the DoD and the Semiconductor Industry. Design driven from Atoms, to Assembly and AI.
Location
Salinas, California, United States

Who is Paul Colestock? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Paul Colestock is listed as A better starting point for the DoD and the Semiconductor Industry. Design driven from Atoms, to Assembly and AI. at Midwest Microelectronics Consortium (MMEC), based in Salinas, California, United States. AeroLeads shows a work email signal at globalfoundries.com, phone signal with area code 408, 925, 512, 949, 978, and a matched LinkedIn profile for Paul Colestock.

Paul Colestock previously worked as Director of Commercial Innovation at Midwest Microelectronics Consortium (Mmec) and Founder, CTO and Solutions Architect at Starting Point Silicon. Paul Colestock holds Phd Candidate, High Frequency Microelectronics, Device Physics, Material Science, Electronic Noise from The University Of Texas At Austin.

Company email context

Email format at Midwest Microelectronics Consortium (MMEC)

This section adds company-level context without repeating Paul Colestock's masked contact details.

{first}.{last}@globalfoundries.com
86% confidence

AeroLeads found 1 current-domain work email signal for Paul Colestock. Compare company email patterns before reaching out.

Profile bio

About Paul Colestock

How you start a design has a big impact on the level of performance achieved and how long it takes to get there. With expertise across three Specialty Foundries, four EDA companies and two semiconductor startups, I help the DoD, Foundries, and their Customers and Partners go Further Faster by providing a Better Technology Starting Point and the right tools, services and design IP to achieve the most competitive and differentiated products.

Listed skills include Semiconductors, Ic, Mixed Signal, Eda, and 27 others.

Current workplace

Paul Colestock's current company

Company context helps verify the profile and gives searchers a useful next step.

Midwest Microelectronics Consortium (MMEC)
Midwest Microelectronics Consortium (Mmec)
A better starting point for the DoD and the Semiconductor Industry. Design driven from Atoms, to Assembly and AI.
AeroLeads page
17 roles · 33 years

Paul Colestock work experience

A career timeline built from the work history available for this profile.

Director Of Commercial Innovation

Current

Dayton, Ohio, US

Finding, funding and shepherding innovators, innovations and infrastructure driving commercial impact in the Lab to Fab and Mission to Market paradigm.

Feb 2024 - Present

Founder, Cto And Solutions Architect

Current
Starting Point Silicon

Where you start a design has a big impact on the level of performance achieved and how long it takes to get there. I help Specialty Foundries, their Customers and Partners go Further Faster by providing a Better Technology Starting Point and Help Along the Way.

Mar 2023 - Present

Advisor And Advocate

Current
Silicon Catalyst

Startup Advisor, Candidate Screening, Semiconductor Innovation Advisor

Apr 2015 - Present

Darpa Business Development For Aerospace And Government Go To Market Team

Sunnyvale, California, US

Business Development and Solutions Architect for Aerospace and Government GTM team focused on DoD research and all things AI.

Jun 2023 - Feb 2024

Industry And Academic Advisory Board Member For Electrical And Computer Engineering

Raleigh, North Carolina, US

Advise the dean of the college of engineering on industry directions related to the wireless and semiconductor technology industry.Work with both the undergraduate and graduate engineering programs to align the curriculum for the jobs of the future.Mentor underprivileged and at risk students and sponsor and participate in graduate research programs.

Jan 2018 - May 2023

Director Of Design & Technology Leadership, Cto Office Mobile & Wireless Bu

Malta, NY, US

RF Power Amplifier linear efficiency is difficult to achieve at mmWave frequencies.With Billions of 5G/mmWave PAs estimated to ship long term,Improving Linear Power Efficient Technologies is CriticalJoin Me in Connecting the World without Destroying the Planet!

Oct 2018 - Mar 2023

Director Of Rf & Mmwave Design Driven Development

Globalfoundries Rf Business Unit & Technology Development
  • Development and demonstration of next generation energy efficient RF and mmWave power device technologies via exploration, implementation and optimization of mmWave and 5G circuits to connect the world without.
  • Build and manage highly effective IC design teams to connect mmWave product requirements to the underlying technologies to drive the development of next generation technologies.
  • Deliver technology capability, readiness and yield via implementation of a ‘By Design’ methodology in GlobalFoundries current and next generation RF and mmWave focused technologies including SiGe, RFSOI and FDSOI.Focus
  • High Performance and energy efficient connectivity: 802.11ac/x, 5G mmWave and auto radar modules, tiles and transceivers with integrated and standalone RF power front ends.
Jan 2018 - Oct 2018

Sr Dir Platform Design Solutions Engineering

Malta, NY, US

  • Delivering a new kind of foundry experience via exploration, implementation and optimization of wireless circuit architectures and innovative technologies to improve customer and partner time to product.
  • Build and manage highly effective IC design teams to improve time to product for wireless connected systems and semiconductors
  • Deliver design innovation, differentiated design IP, technology capability, readiness and yield via implementation of a ‘By Design’ methodology in GlobalFoundries standard and differentiated semiconductor.
  • High Performance connectivity: 802.11ac, 4G and 5G mmWave, auto radar (modules, tiles, transceivers with integrated and standalone RF power front ends)
  • Wide, local and personal area low power connectivity: Dual Mode LTE CatM1/NB-IOT, 802.11bgn and 802.15.4., BT 4/5 (modules, basebands, transceivers with integrated RF Power front ends)
  • Full range (low power vs high performance) sensor interfaces: imager, 4G/5G, IOT data convertors and interfaces (wan/lan/pan)
Jul 2015 - Jan 2018

Sr Director Of Segment And Strategic Marketing

Malta, NY, US

Create and lead a world class team of semiconductor product and design engineers to deliver the core market and product specs for differentiated semiconductor products covering leading edge, mainstream and market specific semiconductor solutions.Delivered: Mobile, Industrial, Consumer, Automotive, Compute and Connected segments with product focused segment.

Jul 2011 - Jul 2015

System To Silicon Wireless Design And Verification Solutions Architect And Evangelist

Santa Clara, CA, US

  • Identify and drive design innovation opportunities, requirements and deliver solutions with R&D.
  • Implemented innovative reference design strategies including RF and mmWave design methodology guide across EDA (Cadence, Ansoft, Xpedion) and foundry partners (TSMC, Jazz Semi, IBM).
  • Manage internal deliverables and overall business success through customer focused segment strategies, differentiated wireless design and verification products, regional business development activities and outbound.
Jun 2008 - Oct 2011

Director Of Wireless Design And Implementation Methodology

San Jose, California, US

  • Plan, design, implement and document a set of wireless reference designs and associated Best in Class design and implementation methodologies to transform the way Cadence communicates with customers.
  • Authored Wireless Vertical Segment Application Strategy and Segment Requirements.
  • Created top down Wireless Vertical Segment design requirements for digital, analog and RF.
  • Responsible for the Vertical Kit Plan (MRD), managing engineering deliverables across multiple teams, validating delivered solutions and driving business success.
  • Developed strategies for Sales and Technical Field Operations to incorporate a wireless focus into customer facing activities including workshops direct customer interaction.
  • Provided a lead technical role in Cadence Customers Customer Relationship supply chain program for wireless.Delivered:
Feb 2006 - Jun 2008

Corporate Director

Napali Technologies

Early stage startup designing and leveraging innovative RF transceiver and front end module concepts to bring next generation LTE to a broader market.

2008 - 2008

Director Of Wireless Technical Marketing, Design Ip And Applications Engineering

US

  • Early outside hire after Jazz spun out of Conexant in 2002.
  • Developed Customer Product Requirements Roadmap for silicon mm-wave and RF technologies.
  • Directed IP design effort for RF PA power cells and other associated components.
  • Created industry's first foundry reference design concept and product by designing and delivering complete WiFi based RF transceiver and associated design IP blocks and methodologies with internal and EDA/IP partners.
  • Conducted competitive Foundry analysis for SiGe, advanced RF CMOS, RF MEMS, silicon Nanophotonics and High-Voltage CMOS.
  • Co-managed device modeling team and created/managed world class RF pre/post sales applications team.
Aug 2002 - Feb 2006

Vp Product Engineering, Applications & Test

Hesson Labs
  • Led product engineering on all Hesson Labs IC products (Network Processor, Switch Fabric, integrated 1-10 GB Ethernet, Fibre Channel, SONET OC12-OC192 serial interfaces).
  • Planned, developed, implemented and managed all post circuit design activities from netlist to engineering qualification/sampling including silicon engineering and qualification.
  • Developed high speed digital test and measurement environment for multi gigabit physical layer transceivers and performed all test, measurement and qualification activities including tape-out, silicon debug and.
  • EDA/CAD and Foundry Technology manager.
  • Developed hierarchical technology migration infrastructure and design rule correct automatic power and ground connectivity tool.
Mar 1999 - Aug 2002

Director Of Austin Technology Center

Santa Clara, CA, US

  • Built the Austin Technology Center focused on System to Silicon physical and electrical EDA for Next Generation Technology and Product Development.
  • Built and managed Central US territory from the ground up including sales, critical support, design/development engineering teams and 3rd party relationships.
  • Managed development and implementation of strategic next generation products including Virtual Wafer Fab TCAD, Utmost Spice Modelling and Test hardware/software, and RF/Wireless Harmonic Balance simulation engine.
  • Senior technical specialist for circuit simulation, implementation (EDA), multidimensional physical simulation/modeling.
1993 - 1999 ~6 yrs

Mmwave Design Intern

Dallas, TX, US

  • TI Defense Systems and Electronic Products Group (DSEG): mmWave Design Engineering Masters Fellowship
  • Term 1 DSEG: Characterization and design of Power Amps and RF switches for phase array radar.
  • Term 2 DSEG: RF PiN diode switch element technology bring up, production test development and characterization.
  • Term 3 Central Research Lab & funded Masters Thesis: Investigation of Defect limited storage time effects in vertical PiN diodes for microwave applications.
May 1985 - Aug 1987

Advanced Electronics (Et) Petty Officer

Washington, DC, US

  • Ships Intermediate Maintenance Facility, Mayport Florida - Troubleshooting and depot level repair of advanced electronic systems. - Managed high reliability repair lab and only ET certified to repair to original.
  • USS Mount Baker, AE4, various locations, special operations - Certified nuclear weapons security guard, radio/radar operation & maintenance/repair.
  • Nuclear powered submarine USS Sam Rayburn, SSBN 635 - Operate, maintain and repair high availability radar, electronic countermeasures and inertial navigation and supporting computer and location/positioning systems to.
Oct 1977 - Oct 1983
2 education records

Paul Colestock education

Phd Candidate, High Frequency Microelectronics, Device Physics, Material Science, Electronic Noise

The University Of Texas At Austin

Bsee, Msee, Electrical Engineering, Microwave Design Engineering, Device Engineering, Computer Science

University Of South Florida
FAQ

Frequently asked questions about Paul Colestock

Quick answers generated from the profile data available on this page.

What company does Paul Colestock work for?

Paul Colestock works for Midwest Microelectronics Consortium (MMEC).

What is Paul Colestock's role at Midwest Microelectronics Consortium (MMEC)?

Paul Colestock is listed as A better starting point for the DoD and the Semiconductor Industry. Design driven from Atoms, to Assembly and AI. at Midwest Microelectronics Consortium (MMEC).

What is Paul Colestock's email address?

AeroLeads has found 1 work email signal at @globalfoundries.com for Paul Colestock at Midwest Microelectronics Consortium (MMEC).

What is Paul Colestock's phone number?

AeroLeads has found 9 phone signal(s) with area code 408, 925, 512, 949, 978 for Paul Colestock at Midwest Microelectronics Consortium (MMEC).

Where is Paul Colestock based?

Paul Colestock is based in Salinas, California, United States while working with Midwest Microelectronics Consortium (MMEC).

What companies has Paul Colestock worked for?

Paul Colestock has worked for Midwest Microelectronics Consortium (Mmec), Starting Point Silicon, Silicon Catalyst, Synopsys Inc, and North Carolina State University.

How can I contact Paul Colestock?

You can use AeroLeads to view verified contact signals for Paul Colestock at Midwest Microelectronics Consortium (MMEC), including work email, phone, and LinkedIn data when available.

What schools did Paul Colestock attend?

Paul Colestock holds Phd Candidate, High Frequency Microelectronics, Device Physics, Material Science, Electronic Noise from The University Of Texas At Austin.

What skills is Paul Colestock known for?

Paul Colestock is listed with skills including Semiconductors, Ic, Mixed Signal, Eda, Rf, Semiconductor Industry, Electronics, and Cmos.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.