AeroLeads people directory · profile

Peter Mui Email & Phone Number

Physical Design Engineer at Intel Corporation
Location: San Jose, California, United States 3 work roles 1 school
1 work email found @intel.com LinkedIn matched
✓ Verified August 2026 4 data sources Profile completeness 100%

Contact Signals · 1 work email

Work email p****@intel.com
LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
Role
Physical Design Engineer
Location
San Jose, California, United States
Company size

Who is Peter Mui? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Peter Mui is listed as Physical Design Engineer at Intel Corporation, a with 10 employees, based in San Jose, California, United States. AeroLeads shows a work email signal at intel.com and a matched LinkedIn profile for Peter Mui.

Peter Mui previously worked as MTS Engineer at Altera and ASIC Design Engineer at Arrow Electronics - Wyle Electronics. Peter Mui holds Msee, Electrical Engineering from Oregon State University.

Company email context

Email format at Intel Corporation

This section adds company-level context without repeating Peter Mui's masked contact details.

{first}.{last}@intel.com
89% confidence

AeroLeads found 1 current-domain work email signal for Peter Mui. Compare company email patterns before reaching out.

Profile bio

About Peter Mui

Experienced Member Technical with a demonstrated history of working in the semiconductors industry. Strong engineering professional skilled in Hardware Architecture, Semiconductors, Timing Closure, Physical Design, Application-Specific Integrated Circuits (ASIC), and System on a Chip (SoC). Many years experience at Advanced-Node designs.

Listed skills include Asic, Timing Closure, Verilog, Static Timing Analysis, and 14 others.

Current workplace

Peter Mui's current company

Company context helps verify the profile and gives searchers a useful next step.

Intel Corporation
Intel Corporation
Physical Design Engineer
(408) 765-8080
Website
Employees
10
AeroLeads page
3 roles

Peter Mui work experience

A career timeline built from the work history available for this profile.

Physical Design Engineer

Current

Santa Clara, California, Us

Jan 2016 - Present

Mts Engineer

Altera
Team & coworkers

Colleagues at Intel Corporation

Other employees you can reach at intel.com. View company contacts for 10 employees →

1 education record

Peter Mui education

  • Oregon State University
    Oregon State University
    Electrical Engineering
FAQ

Frequently asked questions about Peter Mui

Quick answers generated from the profile data available on this page.

What company does Peter Mui work for?

Peter Mui works for Intel Corporation.

What is Peter Mui's role at Intel Corporation?

Peter Mui is listed as Physical Design Engineer at Intel Corporation.

What is Peter Mui's email address?

AeroLeads has found 1 work email signal at @intel.com for Peter Mui at Intel Corporation.

Where is Peter Mui based?

Peter Mui is based in San Jose, California, United States while working with Intel Corporation.

What companies has Peter Mui worked for?

Peter Mui has worked for Intel Corporation, Altera, and Arrow Electronics - Wyle Electronics.

Who are Peter Mui's colleagues at Intel Corporation?

Peter Mui's colleagues at Intel Corporation include Yu Xiang, Joel Leone, Tom Mcmillan, Nifemi Esan, and Selena Ding.

How can I contact Peter Mui?

You can use AeroLeads to view verified contact signals for Peter Mui at Intel Corporation, including work email, phone, and LinkedIn data when available.

What schools did Peter Mui attend?

Peter Mui holds Msee, Electrical Engineering from Oregon State University.

What skills is Peter Mui known for?

Peter Mui is listed with skills including Asic, Timing Closure, Verilog, Static Timing Analysis, Eda, Hardware Architecture, Fpga, and Semiconductors.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.