Peter Lieber Email & Phone Number
@amd.com
LinkedIn matched
Who is Peter Lieber? Overview
A concise factual answer block for searchers comparing this professional profile.
Peter Lieber is listed as Senior Member of Technical Staff at AMD at AMD, based in Colorado Springs, Colorado, United States. AeroLeads shows a work email signal at amd.com and a matched LinkedIn profile for Peter Lieber.
Peter Lieber previously worked as Senior Member of Technical Staff at Amd and Graphics SIG Contributor at Risc-V International. Peter Lieber holds Bs, Electrical And Computer Engineering from Utah State University.
Email format at AMD
This section adds company-level context without repeating Peter Lieber's masked contact details.
AeroLeads found 1 current-domain work email signal for Peter Lieber. Compare company email patterns before reaching out.
About Peter Lieber
I love graphs.Let me explain. While reading an article about map rendering, I was struck with the realization that many of my interests stem from graphs. I have been interested in networks, transit, CPU architecture, FPGAs, algorithms, railroads, maps, circuits, Lego, protocols, graph theory, compilers, GIS, data science, HPC, parallel computing, neural networks, machine learning, traveling, history, physics, 3D graphics, art, drawing, visual communication, product development, modeling, procedural generation.I have been working in the protocol analyzer, networking, and storage industries for the last 9 years. Currently, I work as an SAE, supporting storage products. My activities range from building drivers and debugging to hunting down protocol violations to solving hardware failures. I also work with organizations to develop industry standards.Recently, I have nurtured my interest in CPU and GPU architecture by becoming a member of RISC-V International. Specifically, I contribute to the Graphics SIG. I am getting dev tools working for the new vector extension of RISC-V in order to quantify gaps needed for performant execution of graphics workloads, including ISA simulator, compiler, assembler, across both GNU and LLVM projects. The goal is to be able to experiment with possible custom instructions for graphics and ML such as matrix/vector operations. This is very exciting and affords me the opportunity to be creative around an interesting problem.I have worked as a hardware engineer designing networking products. As an architect and on the technical track, I obtained multiple patents. I have designed protocol analyzers for SAS/SATA, PCIe, and NVMe. My focus was on FPGA logic design. In this capacity, I had experience with all phases of the product life-cycle.I like following industry trends, particularly python, graphics cards, FPGA, CPU, and protocols. I have enjoyed being a part of and contributing to standards organizations and workgroups. With my broad understanding and experience, I excel in various roles such as firmware, logic, hardware, and software engineer, sales engineer, product manager, and technical marketing.I enjoy working with people, at the same time (or while) being able to flex my creative muscles to influence roadmaps, architectures, and products. Give me a problem with constraints and I will create a solution. I want to develop good ideas and see them realized in order to make a difference in the world. This is not just a cliche: I want to feel connected to and motivated about the projects and outcomes of my work.
Listed skills include Fpga, Verilog, Embedded Systems, Matlab, and 23 others.
Peter Lieber's current company
Company context helps verify the profile and gives searchers a useful next step.
Peter Lieber work experience
A career timeline built from the work history available for this profile.
Graphics Sig Contributor
Participate in and contribute to the Graphics SIG of the RISC-V. This includes proposals, computer architecture, ISA analysis, compiler development, etc.
R&D Systems Application Engineer
Support and debug systems using Host Bus Adapters, RAID controllers, and PCIe switches for SAS, SATA, and NVMe storage solutions.
Open Source Developer - Gpu Architecture And Compilers
Switch Architect
Ethernet Switch Architecture and DevelopmentEnterprise Blade Systems Infrastructure and FabricNetwork Telemetry ResearchFPGA Applications ArchitectureVendor collaborationPart research and selection
Hardware Engineer
New Product Architecture and DevelopmentNetwork telemetry researchFPGA digital design prototypingEthernet switch development and testingPart Selection ResearchDevelop Product SpecificationsARM Firmware DevelopmentBus Protocol Development
Consulting Work
Software and embedded systems work.
Hardware/Firmware Engineer
I have designed and architected analyzers for SAS/SATA, PCIe, and NVMe. My main focus has been FPGA logic design. In this capacity, I have had experience with PCB/PCA design and bringup, high speed front-end, embedded system design and programming, scripting in various forms and languages, project management, product development, team lead, lead architect.
Graduate Student
I completed a master's degree in Computer Engineering, focusing on Digital Systems, reconfigurable computing and EDA.
Electrical Engineer
Worked as an intern doing electrical design, firmware design and software engineering for outdoor electronic signs and billboards
Colleagues at AMD
Other employees you can reach at amd.com. View company contacts →
Rashyap Sahi
Colleague at AmdIndia, India
View →
AP
Anvar Pt
Colleague at AmdPerintalmanna, Kerala, India, India
View →
JB
Julian Bartolone
Colleague at AmdSunnyvale, California, United States, United States
View →
KL
Kuanting Lin
Colleague at AmdNew Taipei City, New Taipei City, Taiwan, Taiwan, Province Of China
View →
MS
Meghana S
Colleague at AmdShivamogga, Karnataka, India, India
View →
SD
Shadi Dashmiz
Colleague at AmdToronto, Ontario, Canada, Canada
View →
KS
Karthik Sundaram
Colleague at AmdAustin, Texas, United States, United States
View →
SK
Seokjin Kim, Ph.D.
Colleague at AmdSan Jose, California, United States, United States
View →
JL
Jasmin Lazo
Colleague at AmdMetro Manila, Philippines
View →
JP
Jaylon Powers
Colleague at AmdColumbia, Tennessee, United States, United States
View →
Peter Lieber education
Bs, Electrical And Computer Engineering
Ms, Electrical And Computer Engineering
Frequently asked questions about Peter Lieber
Quick answers generated from the profile data available on this page.
What company does Peter Lieber work for?
Peter Lieber works for AMD.
What is Peter Lieber's role at AMD?
Peter Lieber is listed as Senior Member of Technical Staff at AMD at AMD.
What is Peter Lieber's email address?
AeroLeads has found 1 work email signal at @amd.com for Peter Lieber at AMD.
Where is Peter Lieber based?
Peter Lieber is based in Colorado Springs, Colorado, United States while working with AMD.
What companies has Peter Lieber worked for?
Peter Lieber has worked for Amd, Risc-V International, Broadcom Limited, Rv64X, and Hewlett Packard Enterprise.
Who are Peter Lieber's colleagues at AMD?
Peter Lieber's colleagues at AMD include Rashyap Sahi, Anvar Pt, Julian Bartolone, Kuanting Lin, and Meghana S.
How can I contact Peter Lieber?
You can use AeroLeads to view verified contact signals for Peter Lieber at AMD, including work email, phone, and LinkedIn data when available.
What schools did Peter Lieber attend?
Peter Lieber holds Bs, Electrical And Computer Engineering from Utah State University.
What skills is Peter Lieber known for?
Peter Lieber is listed with skills including Fpga, Verilog, Embedded Systems, Matlab, Computer Architecture, Xilinx, C++, and C.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial