Digital Frontend Designer
Current- Digital Frontend Designer: development of Testchip (RTL/Verilog) to qualify ST Libraries: Synthesis, Timing Analysis (PT), Verilog Simulation (xcellium), DFT Insertion, ATPG generation, patterns generation (Test-Insight).- Support of Test team- Project management of several Testchip- Programing in TCL/TK and Python