Prajwal Padashetti Email & Phone Number

•I successfully completed Physical Design Training at CHIPEDGE TECHNOLOGIES PVT. LTD, Bangalore.(June 2023 to Dec 2023)•Familiar with ASIC Design flow.•Having technical exposure on Floor Planning, Place and route, Clock Tree Synthesis, Timing Analysis, DRC/LVS, SI analysis, IR drop analysis. Worked on technology nodes like 28nm and 14nm.• Hands on experience on EDA tools SYNOPSYS Good Analytical, design and problem-solving skills.• Have knowledge of VLSI Fundamentals, CMOS Basics, Routing, Optimization, Physical Verification, ECO flow and Static Timing Analysis (STA).

• 

  Student Trainee

  Chipedge Technologies Pvt Ltd

  Jun 2023 - Present - Bengaluru, Karnataka, India

• 

  Bldeas College Of Engg. & Technology, Bijapur

  Electronics And Communication