AeroLeads people directory · profile
Pavin Singh Virdee Email & Phone Number
RF/mmWave HW & SW Engineering @ Google
at
Google
1 work email found
@astranis.com
LinkedIn matched
✓ Verified May 2026
4 data sources
Profile completeness 100%
Current company
Role
RF/mmWave HW & SW Engineering @ Google
Location
San Francisco Bay Area, United States, United States
Company size
Who is Pavin Singh Virdee? Overview
A concise factual answer block for searchers comparing this professional profile.
Quick answer
Pavin Singh Virdee is listed as RF/mmWave HW & SW Engineering @ Google at Google, a company with 315106 employees, based in San Francisco Bay Area, United States, United States. AeroLeads shows a work email signal at astranis.com and a matched LinkedIn profile for Pavin Singh Virdee.
Pavin Singh Virdee previously worked as RF Hardware Engineer, III at Google and RF Hardware Engineer, II at Google. Pavin Singh Virdee holds Master Of Science - Ms, Electrical Engineering from California Polytechnic State University-San Luis Obispo.
Company email context
Email format at Google
This section adds company-level context without repeating Pavin Singh Virdee's masked contact details.
*@astranis.com
68% confidence
AeroLeads found 1 current-domain work email signal for Pavin Singh Virdee. Compare company email patterns before reaching out.
Profile bio
About Pavin Singh Virdee
Hello, my name is Pavin Singh Virdee. I am an engineer passionate about education, entrepreneurship, leadership, community service, and advancing sustainable, innovative technologies.I am currently a RF (Radio Frequency) Hardware Engineer at Google working on the Pixel cell phone. I drive end-to-end wireless hardware development — from defining initial system architecture and specifications, to owning design and optimization, to supporting factory ramp through mass production.I have been the directly responsible, lead RF design engineer for mmWave FR2 hardware in 2 shipped products — the Pixel 8 Pro and Pixel 9 Pro. I have also contributed towards several NTI (new technology introduction) projects and continue to work on future Pixel wireless technologies. In parallel to these hardware efforts, I have built an expertise in leveraging software development to automate, optimize, and advance many wireless hardware-related processes (e.g., test, optimization, simulation, post-processing) at Google. Before my time at Google I completed my BS and MS in Electrical Engineering (focusing in RF/antennas and electromagnetics) at Cal Poly, SLO. I was active in several different communities and programs such as Delta Chi Fraternity, freshman orientation week mentorship, associated student body, IEEE, and more. Additionally, I held internships in many different industries including biotechnology, automotive/energy, consumer electronics, semiconductor/electronics, and aerospace.I firmly believe in education, community service, and helping others as these are core values of my faith and identity as a Sikh. I realize these beliefs by volunteering with several organizations as well as starting a nonprofit striving to spread opportunity and accessibility to quality education, mentorship, and resources for the greater community.
Listed skills include Leadership, Python, Problem Solving, Technical Writing, and 13 others.
Current workplace
Pavin Singh Virdee's current company
Company context helps verify the profile and gives searchers a useful next step.
Google
9 roles
Pavin Singh Virdee work experience
A career timeline built from the work history available for this profile.
Rf Hardware Engineer, Iii
Current- Future Pixel mmWave HW & NTI lead
- Driving and developing end-to-end RF/ANT/wireless design, test, and data analysis/visualization tools & automation
- Pixel 9 Pro lead mmWave DRI from bring-up through launch
May 2024 - Present
Rf Hardware Engineer, Ii
- mmWave cellular (5G, FR2) end-to-end hardware, feature, and automation design.
- Pixel 8 Pro lead mmWave DRI
- RF/mmWave hardware R&D
- Design/Test/Process/Workflow software automation & optimization (Python, C++, ML, CV)
- mmWave lineup calculator python program end-to-end development
- Data processing, analysis, and visualization automation
Sep 2022 - Apr 2024
Rf Design Engineer Associate
- Concurrently pursuing MSEE full-time while holding this role, part-time.
- Low-power, cross-coupled, differential LC VCO end-to-end architecture, design, and optimization.
Mar 2022 - Aug 2022
Graduate Teaching Associate
- Instructor:
- EE 251 - Electric Circuits Laboratory Grader/Lab Teaching Assistant:
- EE 329 - Microcontroller-based Embedded Systems Design
- EE 335 - Electromagnetic Fields and Transmission
- EE 440 - Wireless Communications
Sep 2020 - Aug 2022
Rf/Emc Compliance Engineer
- Radiated/Conducted Emissions, Wireless, and ESD testing, design, and de-bug of numerous Tesla products. (Standards: FCC15B, CISPR 11, CISPR 22, IEC 61000-4-2).
- Full bring-up and automation of NRTL quality EMC semi-anechoic chamber utilizing Rohde & Schwarz software.
Sep 2021 - Dec 2021
R&D Mmwave Mmic Design Engineer
- MMIC Frequency Multiplier (×3) full chip design at 110+ GHz, 6G mmWave frequencies.
- Performed initial design research, full schematic/layout design & optimization, EM modeling & simulations, and documentation (datasheet, design manuals, etc.).
Jun 2021 - Sep 2021
Hardware Development Electrical Engineer
- End-to-end design and bring-up of a custom PCBA that enables users to conduct a high-performance load-transient test.
- Developed the system architecture, component selection, schematics, & layout for the board in Altium Designer.
Jun 2020 - Sep 2020
Advanced Technologies Electrical Engineer
- Troubleshooted EMI and tested the functionality of a high performance electrical system that amplifies, filters, and records extremely small, neurological signals.
- Developed battery configurations, power regulation, analog, and digital filters to power the system and suppress EMI.
Jun 2019 - Aug 2019
3 education records
Pavin Singh Virdee education
Master Of Science - Ms, Electrical Engineering
California Polytechnic State University-San Luis Obispo
Bachelor Of Science - Bs, Electrical Engineering
California Polytechnic State University-San Luis Obispo
High School Diploma
California High School (San Ramon Ca.)
FAQ
Frequently asked questions about Pavin Singh Virdee
Quick answers generated from the profile data available on this page.
What company does Pavin Singh Virdee work for?
Pavin Singh Virdee works for Google.
What is Pavin Singh Virdee's role at Google?
Pavin Singh Virdee is listed as RF/mmWave HW & SW Engineering @ Google at Google.
What is Pavin Singh Virdee's email address?
AeroLeads has found 1 work email signal at @astranis.com for Pavin Singh Virdee at Google.
Where is Pavin Singh Virdee based?
Pavin Singh Virdee is based in San Francisco Bay Area, United States, United States while working with Google.
What companies has Pavin Singh Virdee worked for?
Pavin Singh Virdee has worked for Google, Astranis Space Technologies, California Polytechnic State University-San Luis Obispo, Tesla, and Keysight Technologies.
How can I contact Pavin Singh Virdee?
You can use AeroLeads to view verified contact signals for Pavin Singh Virdee at Google, including work email, phone, and LinkedIn data when available.
What schools did Pavin Singh Virdee attend?
Pavin Singh Virdee holds Master Of Science - Ms, Electrical Engineering from California Polytechnic State University-San Luis Obispo.
What skills is Pavin Singh Virdee known for?
Pavin Singh Virdee is listed with skills including Leadership, Python, Problem Solving, Technical Writing, C++, Signal Processing, Troubleshooting, and Mathematics.
Find 750M verified contacts
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial