Rajath M V Email and Phone Number
Analog layout engineer:I have about 6 years of experience in the analog layout domain.Part of multiple IP releases.Good hands on knowledge about the reliability checks like EMIR and antenna.Handled RF blocks like LNA.Automated layout flows through skill, reducing manhours.Technology used : 3nm(TSMC), 7nm(INTEL) , 10nm (INTEL), 16nm(TSMC) , 28nm samsung FDSOI,130nm(GF) and 180nm IPs worked on : LNA,Sampler,LDO, DLL and other power specific blocks.EDA tools : cadence virtuoso, Genesys.language used for automation : shell, skill, python and perl.
Rajath M V Education Details
-
Electrical, Electronics And Communications Engineering
Frequently Asked Questions about Rajath M V
What company does Rajath M V work for?
Rajath M V works for Texas Instruments
What is Rajath M V's role at the current company?
Rajath M V's current role is Senior Layout Engineer at Texas instruments.
What schools did Rajath M V attend?
Rajath M V attended Rns Institute Of Technology - India.
Who are Rajath M V's colleagues?
Rajath M V's colleagues are Erika Beskar, Sachin H K, Will Tweedy, Marcos Rodriges, Eu Eu, Vimal Mv, Michael Y.
Not the Rajath M V you were looking for?
Free Chrome Extension
Find emails, phones & company data instantly
Download 750 million emails and 100 million phone numbers
Access emails and phone numbers of over 750 million business users. Instantly download verified profiles using 20+ filters, including location, job title, company, function, and industry.
Start your free trial