AeroLeads people directory · profile

Rajesh Pathak Email & Phone Number

Contract work - IC Design at MechaSense
Location: Houston, Texas, United States 7 work roles 3 schools
LinkedIn matched
✓ Verified May 2026 3 data sources Profile completeness 86%

Contact Signals

LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
Role
Contract work - IC Design
Location
Houston, Texas, United States
Company size

Who is Rajesh Pathak? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Rajesh Pathak is listed as Contract work - IC Design at MechaSense, a company with 11 employees, based in Houston, Texas, United States. AeroLeads shows a matched LinkedIn profile for Rajesh Pathak.

Rajesh Pathak previously worked as Contract work - IC Design/Electronics Engineering at Self-Employed and Adjunct Professor at Texas Southern University. Rajesh Pathak holds Doctor Of Philosophy - Phd, Electrical Engineering from Texas A&M University.

Company email context

Email format at MechaSense

This section adds company-level context without repeating Rajesh Pathak's masked contact details.

MechaSense

Review company-level records connected to Rajesh Pathak before choosing the right outreach path.

Profile bio

About Rajesh Pathak

Several years of experience in the Integrated Circuits Industry. Experience in Digital as well as Analog Integrated Circuits. ASIC silicon implementation expertise from RTL to Synthesis, Place and Route. DFT. Low Power Synthesis and Power Optimization experience within an ASIC flow. Analog Circuits/Systems + RF and Analog Integrated Circuits design.

Current workplace

Rajesh Pathak's current company

Company context helps verify the profile and gives searchers a useful next step.

MechaSense
Mechasense
Contract work - IC Design
Houston, TX, US
Website
Employees
11
AeroLeads page
7 roles · 26 years

Rajesh Pathak work experience

A career timeline built from the work history available for this profile.

Contract Work - Ic Design

Houston, TX, US

Contract Work - Ic Design/Electronics Engineering

Current
Self-Employed

Contract work for various entities -* Timing optimization of Digital ASICs by creating custom cells on the fly during snyhthesis runs* Formal Verification of a new DDR4 memory module vs. RTL.* State Variable filters for audio applications.* DSP - FIR and IIR filter Implementation.* DFT - LFSR, Galois Field Multiplication Hardware.* Reed Solomon Coding and.

Jan 2004 - Present

Adjunct Professor

Itt Technical University

Taught ten different courses in Electronics & Communications Engineering for undergraduate students. Subjects include Advanced Circuit Analysis, Fundamental Devices (Diodes, BJT, MOSFETs), Differential and Operational Amplifiers, Feedback Theory, Filters, Oscillators, Sensors and Analog Front End. Radio Frequency Engineering and Communications.

Jun 2009 - Sep 2016

Lead Support Applications Engineer

  • Lead Applications Engineer for Synthesis, Place and Route tools including:
  • Methodology, Implementation and design issues as related to silicon implementation of Digital Designs (RTL to GDSII) using Cadence tools.
  • Team Lead for Synthesis tools.
  • Helped several customers in silicon implementation of their chip level/block level RTL's into sign off quality hard blocks. The customer support included Logic Synthesis, Physical Synthesis, DFT, Floorplan, Placement.
2000 - 2003 ~3 yrs

Ic Design Engineer - Asic

Project involved development of a microcontroller SoC chip (TMS 470) for airbag and antilock braking applications. Responsibilities included - Logic synthesis including low power synthesis in a standard ASIC flow environment.- Minor RTL design modifications of modules. - Spice simulations for analog integrity of I/O circuits in an unreliable power supply.

Jan 1998 - Jul 2000

Ic Design Engineer

International Meta Systems

Pentium Clone Microprocessor. Design of High Speed Custom digital blocks using schematic capture (transistor based design). The custom digital blocks designed were for the 32 bit integer multiplier unit of the ALU. Pre-layout and post-layout simulations within Cadence's design framework environment. Other activities included Design for Test (DFT) logic.

Mar 1996 - Jan 1998
3 education records

Rajesh Pathak education

Bachelor Of Engineering - Be, Electronics & Communications Engineering

FAQ

Frequently asked questions about Rajesh Pathak

Quick answers generated from the profile data available on this page.

What company does Rajesh Pathak work for?

Rajesh Pathak works for MechaSense.

What is Rajesh Pathak's role at MechaSense?

Rajesh Pathak is listed as Contract work - IC Design at MechaSense.

Where is Rajesh Pathak based?

Rajesh Pathak is based in Houston, Texas, United States while working with MechaSense.

What companies has Rajesh Pathak worked for?

Rajesh Pathak has worked for Mechasense, Self-Employed, Texas Southern University, Itt Technical University, and Cadence Design Systems.

How can I contact Rajesh Pathak?

You can use AeroLeads to view verified contact signals for Rajesh Pathak at MechaSense, including work email, phone, and LinkedIn data when available.

What schools did Rajesh Pathak attend?

Rajesh Pathak holds Doctor Of Philosophy - Phd, Electrical Engineering from Texas A&M University.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.

People with similar names

Check these profiles if this is not the Rajesh Pathak you were looking for.

View similar profiles