Technical Intern
• Created high level architecture of various component designs for other engineers to grab from.• Coded these components in VHDL and Systemverilog and tested them using Questasim and lec.• Utilized Bitbucket, Git, and Jira for organization within our project.