AeroLeads people directory · profile

Rishab Goel Email & Phone Number

Senior Principal ML Engineer at Cadence
Location: San Francisco Bay Area, United States, United States 8 work roles 3 schools
2 work emails found @cadence.com LinkedIn matched
✓ Verified Jun 2026 4 data sources Profile completeness 100%

Contact Signals · 2 work emails

Work email r****@cadence.com
LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
Cadence
Role
Senior Principal ML Engineer
Location
San Francisco Bay Area, United States, United States
Company size
10387 employees

Who is Rishab Goel? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Rishab Goel is listed as Senior Principal ML Engineer at Cadence, a company with 10387 employees, based in San Francisco Bay Area, United States, United States. AeroLeads shows a work email signal at cadence.com and a matched LinkedIn profile for Rishab Goel.

Rishab Goel previously worked as Principal ML Software Engineer (ML/DL/CV) at Cadence Design Systems and Lead Design Engineer (ML/DL/CV) at Cadence Design Systems. Rishab Goel holds Master’S Degree, Electrical And Computer Engineering from University Of Florida.

Company email context

Email format at Cadence

This section adds company-level context without repeating Rishab Goel's masked contact details.

*@cadence.com
71% confidence

AeroLeads found 2 current-domain work email signals for Rishab Goel. Compare company email patterns before reaching out.

View email format View company profile Management contacts
Profile bio

About Rishab Goel

I am a Hardware-Software Co-designer who wants to solve interesting problems in Computer Vision and Deep learning domain . Solving challenging problems in System / Algorithm design and research in Vision based systems.Grown up being enthusiastic and marveled at movies and computer systems.Over the course of my academics and professional experience who developed fondness and skills in the field of Video Processing and Computer Vision for (Parallel/Distributed) Heterogeneous Platforms. Have experience working on many modules of a Vision system Pipeline starting from Cameras, AI Hardware/Software co-design (ASIC,DSP,Accelerators), System Design , ML/DL/CV algorithms , Optimization and Acceleration as well as Application Development.Languages/Libraries: - - C, C++, Python, CUDA/OpenCL, OpenMP, VerilogOpenCL, Qt OpenCv, Intel/ARM (SIMD)and Tensorflow/PyTorch/ONNX/TVM/GlowFrameWorks/Platforms: - Windows, Linux, Tensilica NLP/Vision/AI (DSP & Accelerators), ARM ,Nvidia (Tegra/Jetson, GeForce, Kepler/Pascal/Ampere ), Linux, Intel (AVX1/2 Embedded/Desktop Xeon+OpenCl Based Servers), FPGA(Xilinx) Proficient : DL/ML Training, Algorithms and Optimization, Image/ Video Processing, AI Hardware-Software Co-design, Computer Vision, Computer Architecture, Embedded Systems , Parallel Computer Architecture, System Design, Digital Signal Processing, Data Structures & Algorithms, Machine Learning, Re-configurable Computing.

Listed skills include C, C++, Caffe, Tensor Flow, and 28 others.

Current workplace

Rishab Goel's current company

Company context helps verify the profile and gives searchers a useful next step.

Cadence
Cadence
Senior Principal ML Engineer
California, United States
Website
cadence.se
Employees
10387
AeroLeads page
Company profile
View company profile Email format
8 roles

Rishab Goel work experience

A career timeline built from the work history available for this profile.

Senior Principal Ml Engineer

Cadence

California, United States

Principal Ml Software Engineer (Ml/Dl/Cv)

Current
Cadence Design Systems

San Jose, California, US

Designing and optimizing Deep Learning Compiler (XNNC) for Image, Video, 3D AR/VR, Audio and Text workloads targetted on Tensillica Vision DSPs and Accelerators.Work with DL Network architectures in Tensorflow/Keras and Pytorch for Smart Home Video/Audio, AR/VR/Metaverse, Self Driving and other Edge /Mobile/IOT/Camera applications Develop.

Oct 2020 - Present

Lead Design Engineer (Ml/Dl/Cv)

Cadence Design Systems

San Jose, California, US

Designing and optimizing Deep Learning Compiler for CV/DL workloads targetted on Tensillica Vision DSPs/AcceleratorsDeep learning Compiler optimization ( quantization and pruning ) for Classification, Detection, Segmentation and Sequence to Sequence Learning. ( C/C++, Caffe, TensorFlow, Glow )Acquisition of knowledge Tensorflow and Caffe Node and System.

Jun 2017 - Oct 2020

Computer Vision And Automation Intern

Intel Corporation

Santa Clara, California, US

Computer Vision algorithm development (Minimum Feature Resolution), automation and data analysis for enhancing camera depth estimation and calibration of Intel’s Depth Cameras and competitive analysis. (Areas/Skills Used: Computer Vision, Computational Photography, OpenCv,Qt (C++), Python)

May 2016 - Aug 2016

Broadcast Engineer (Video)

Ittiam Systems

Bangalore, Karnataka, IN

  • System Level Design/Integration and Optimization as well as for HEVC/H.264 Decoder/encoder Plugins for VLC Media player, Intel Media SDK and FFMPEG for varied codec profiles, video container formats and platforms for.
  • Designed H.264 (FFMPEG AVC) and HEVC quality (Ittiam HEVC Decoder) comparison tool by Side by Side Synchronized Playback
  • HEVC decoder: Optimization for cabac parse residual coding as well as wave-front parallel processing algorithm. Resolving performance, HM compliance, build–level interoperability and run-time portability issues across.
  • Solely responsible for system-level design for HEVC decoder along with the responsibility of maintaining HEVC Decoder code repository for x86 platforms and guiding new joiners for further development.
  • SIMD optimization for HEVC standard: Design and optimizations for SAO and De-blocking, Inverse / Forward Transform, Intra-Prediction, Quantization, TU Coefficient Interpretation and Format conversion modules using.
Dec 2012 - Jul 2015

Software Developer

Barclays Tecnological Centre India

Worked on algorithmic implementation of Image Deblurring for Document Viewer.

Jul 2012 - Dec 2012

Graduate Intern

Stmicroelectronics

Geneva, Switzerland, CH

Verification of Adaptive 444 to 422 Decimation Filter on TLM platform Design of Generic Automated I2C environment on NC Sim ( Verilog ) with IP Verification team of the Multimedia Department

Jan 2012 - Jul 2012

Summer Intern

Alcatel-Lucent

Espoo, Southern Finland, FI

In Alcatel-Lucent,I was exposed to the OCB architecture for Telephony and BTS section Architecture for GSM and to various testing and correction industrial software for its various modules like SMA,SMM etc for telephony& TGTA,AGC for GSM.

May 2011 - Jun 2011
Team & coworkers

Colleagues at Cadence

Other employees you can reach at cadence.se. View company contacts for 10387 employees →

AV Aparna Verma Aparna Verma Colleague at CadenceKurukshetra, Haryana, India, India View → SB Sai Bhushan Sai Bhushan Colleague at CadenceDelhi, India, India View → SU Shekhar Ubhe Shekhar Ubhe Colleague at CadencePune, Maharashtra, India, India View → JP Jigar Parekh Jigar Parekh Colleague at CadenceBengaluru, Karnataka, India, India View → SA Shivangi Aggarwal Shivangi Aggarwal Colleague at CadenceDelhi, India, India View → SP Surya Priya Battula Surya Priya Battula Colleague at CadenceBengaluru, Karnataka, India, India View → AM Abhilash Mohanty Abhilash Mohanty Colleague at CadenceBengaluru, Karnataka, India, India View → DR Dinesh Reddy Vantari Dinesh Reddy Vantari Colleague at CadenceHyderabad, Telangana, India, India View → TS Tianhong Shen Tianhong Shen Colleague at CadenceShanghai, China, China View → AB Abdul Bari Abdul Bari Colleague at CadenceBengaluru, Karnataka, India, India View →
3 education records

Rishab Goel education

Master’S Degree, Electrical And Computer Engineering

University Of Florida

B.Tech, Electronics And Communications

Indian Institute Of Information Technology Allahabad

Senior Secondary, Science

St. Mary'S Academy ,Meerut
FAQ

Frequently asked questions about Rishab Goel

Quick answers generated from the profile data available on this page.

What company does Rishab Goel work for?

Rishab Goel works for Cadence.

What is Rishab Goel's role at Cadence?

Rishab Goel is listed as Senior Principal ML Engineer at Cadence.

What is Rishab Goel's email address?

AeroLeads has found 2 work email signals at @cadence.com for Rishab Goel at Cadence.

Where is Rishab Goel based?

Rishab Goel is based in San Francisco Bay Area, United States, United States while working with Cadence.

What companies has Rishab Goel worked for?

Rishab Goel has worked for Cadence, Cadence Design Systems, Intel Corporation, Ittiam Systems, and Barclays Tecnological Centre India.

Who are Rishab Goel's colleagues at Cadence?

Rishab Goel's colleagues at Cadence include Aparna Verma, Sai Bhushan, Shekhar Ubhe, Jigar Parekh, and Shivangi Aggarwal.

How can I contact Rishab Goel?

You can use AeroLeads to view verified contact signals for Rishab Goel at Cadence, including work email, phone, and LinkedIn data when available.

What schools did Rishab Goel attend?

Rishab Goel holds Master’S Degree, Electrical And Computer Engineering from University Of Florida.

What skills is Rishab Goel known for?

Rishab Goel is listed with skills including C, C++, Caffe, Tensor Flow, Cuda, Openmp And Opencl, Python, and Opencv.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.