Rizwan Ali Email and Phone Number
Rizwan Ali work email
- Valid
Rizwan Ali personal email
- Valid
- Physical design and timing engineer with 6+ years of STA/Timing analysis and circuit design- Solid Experience in IP level STA, timing constraints generation and timing convergence, characterization and simulation tools- Strong understanding of DFT and Place-and-Route, and seamlessly collaborated- Excellent scripting skills in both Perl and TCL- Hand on experience of placement, routing, buffering & cell sizing for signal integrity and/or timing improvement- Hands on custom HSIO circuit design and simulation, including level shifting, power gating and signal buffering circuits- Good understanding of logic synthesis and equivalence checking- Education MS EE from Virginia Tech with 4.0/4.0 Major GPA- BS EE from UET Lahore (Pakistan)
Nvidia
View- Website:
- nvidia.com
-
Senior Physical Design And Timing EngineerNvidia Jul 2021 - PresentSanta Clara, Ca, Us- Working on complete timing signoff and physical design of embedded macros used in next-generation of Nvidia SOCs- Full test chip timing constraints and analysis for next generation technology node test-chips- Full chip formality beginning from initial RTL to Tape-out netlist
-
Component Design EngineerIntel Corporation Jun 2018 - Jun 2021Santa Clara, California, Us- Owned and delivered complete timing sign-off from start of chip design to tape-out for three High Speed IO Physical layer sub-IPs; including specification of constraints, custom cell-characterization, methodology review, specification for any timing ECOs and delivered libs with 0 setup, hold, slope or mpw bugs.- Designed and validated level-shifting and power gating circuitry for hardware-based control of 3 power states of PCIE IP - Served as release and packaging owner for SerDes IP. Successfully packaged, performed cross-checks using crossfire and delivered 2 IPs from initial to the final milestones and developed a TCL script to automate packaging flow that slashed the packaging time by ~70%- Owned the top-level schematic of IP, and ensured Schematic-BMOD compatibility throughout 2 projects using FEV equivalence tools and delivered schematic with 0 FEV bugs- Trained 2 interns on STA and cell characterization -
Circuit Design Engineer InternIntel Corporation May 2017 - Dec 2017Santa Clara, California, Us- Inherited the timing collaterals from the middle of a 10nm Finfet SERDES IP and worked with circuit designers to update constraints, define ECOs to fix setup/hold violations. Delivered libs with zero timing violations- Worked with DA to enhance a Schematic vs Schematic comparison Perl script that enabled tracking schematic changes from 1 project to the other, and enabled keyword mappings and waivers, to remove false violations. This helped track schematic changes in each subsequent project.- Worked with Circuit and layout designers to specify ECOs to fix/waive slope violations, and delivered IP with zero slope violations
-
Graduate Research AssistantVirginia Tech Jan 2016 - May 2017Blacksburg, Va, Us- Developed a statistical model for diffusion and drift behavior of Cu in Low-k porous dielectrics based on random walk theory in MATLAB and delivered simulation results as well as real device characterization results to prove the correctness of statistical drift/diffusion model. The model can be used for assessing failure time under thermal or electrical stress for CMOS BEOL interconnects as well as resistive RAM devices- Worked in a yearlong project to research on novel materials that could enable embeddability of resistive RAM in CMOS BEOL, and successfully demonstrated excellent resistive switching behavior in devices fabricated using native BEOL materials. This project was given the best capstone project award. -
Electrical Design EngineerDescon Integrated Projects Limited (Dipl) Feb 2015 - Aug 2015Lahore, Punjab, Pk- Learned about Electrical and Communcation works in EPC Projects e.g. Industrial Electronics, Earthing, Substations, IPCS system, Fire Alarm System, MV/LV Switchgear, SCADA etc.- Read, followed and referenced (where required) IEC, IEEE, API, BS and other relevant standards in all designs, proposals or documentation.- Prepared and reviewed Excel sheets for Electrical design Calculations e.g. Earthing, Lightning Protection.- Prepared Earthing, Hazard Area Classification, lighting and lightning Protection layouts- Prepared and shared (along with rest of Electrical department) presentations on Modules/topics that I have completed- Learned and strictly complied with QHSE (Quality, Health, Safety and Environent) Policy in all responsibilities- Participated in 'Project Lessons Learnt', and other technical and non-technical trainings
Rizwan Ali Skills
Rizwan Ali Education Details
-
Virginia TechElectrical And Electronics Engineering -
University Of Engineering And Technology, LahoreElectrical And Electronics Engineering
-
Beaconhouse School SystemMathematics And Biology
Frequently Asked Questions about Rizwan Ali
What company does Rizwan Ali work for?
Rizwan Ali works for Nvidia
What is Rizwan Ali's role at the current company?
Rizwan Ali's current role is Designing chips for the age of AI - Senior PD engineer at Nvidia.
What is Rizwan Ali's email address?
Rizwan Ali's email address is ri****@****tel.com
What schools did Rizwan Ali attend?
Rizwan Ali attended Virginia Tech, University Of Engineering And Technology, Lahore, Beaconhouse School System.
What are some of Rizwan Ali's interests?
Rizwan Ali has interest in Children, Website Development, Preparing Technical Presentations, Education, Science And Technology, Engineering Project Management, Human Rights.
What skills is Rizwan Ali known for?
Rizwan Ali has skills like Rtl Design, System Verilog, Mixed Signal Validation, Static Timing Analysis, Analog Circuit Design, High Speed Io Design, C++, Universal Verification Methodology, Tcl, Perl, Vhdl, Pcb Design.
Who are Rizwan Ali's colleagues?
Rizwan Ali's colleagues are Abhijeet Panaskar, Vaishnavi Chauhan, Sean Gillen, Mali Bombach (Blaustein), Xiangyun Kong, Eytan Katz, Kyle Angel Bayani.
Free Chrome Extension
Find emails, phones & company data instantly
Aero Online
Your AI prospecting assistant
Select data to include:
0 records × $0.02 per record
Download 750 million emails and 100 million phone numbers
Access emails and phone numbers of over 750 million business users. Instantly download verified profiles using 20+ filters, including location, job title, company, function, and industry.
Start your free trial