Senior Mask Designer
CurrentPhysical design and verification of analog circuits on custom chips, some with high content of RF features. Working in130nm, 22nm and 2nm technologies.
Jul 2019 - Present
AeroLeads people directory · profile
Robert Liner Email & Phone Number
Senior Mask Designer at ASIC North
at
ASIC North
1 work email found
@asicnorth.com
LinkedIn matched
✓ Verified Jun 2026
4 data sources
Profile completeness 100%
Current company
Role
Senior Mask Designer at ASIC North
Location
Raleigh-Durham-Chapel Hill Area, United States, United States
Who is Robert Liner? Overview
A concise factual answer block for searchers comparing this professional profile.
Quick answer
Robert Liner is listed as Senior Mask Designer at ASIC North at ASIC North, based in Raleigh-Durham-Chapel Hill Area, United States, United States. AeroLeads shows a work email signal at asicnorth.com and a matched LinkedIn profile for Robert Liner.
Robert Liner previously worked as Senior Mask Designer at Asic North and Lead Design Engineer at Cadence Design Systems. Robert Liner holds Bachelor Of Arts (B.A.), Multi-Disciplinary Studies Concentration Title: Graphic And Business Communications from North Carolina State University.
Company email context
Email format at ASIC North
This section adds company-level context without repeating Robert Liner's masked contact details.
{first}.{last}@asicnorth.com
86% confidence
AeroLeads found 1 current-domain work email signal for Robert Liner. Compare company email patterns before reaching out.
Profile bio
About Robert Liner
Integrated Circuit layout designer with an extensive 25+ year background in full custom analog and mixed signal physical design. Proven team leader from methodology development through final delivery. Comfortable working with team members across NA and worldwide. Highly organized with exceptional communication skills.
Listed skills include Cmos, Physical Design, Cadence Virtuoso, Semiconductors, and 17 others.
Current workplace
Robert Liner's current company
Company context helps verify the profile and gives searchers a useful next step.
6 roles
Robert Liner work experience
A career timeline built from the work history available for this profile.
Lead Design Engineer
Physical design and verification of custom analog and mixed signal circuits for SerDes and DDR projects. Responsibilities include methodology development, floorplanning, block-level layout, top-level construction, full chip verification and final delivery. Leading team members worldwide to ensure a high quality product and to meet committed schedules..
Jul 2011 - Jul 2019
Senior Design Specialist
Worked with Analog design engineers to create/modify/verify layouts of analog circuit blocks including: Band Gap, Modulator, Voltage Regulator, Current Limiter, and ADC (3-AL BiCMOS/DMOS, 0.35um process)Using Cadence VirtuosoXL tools and Assura verification flowsInvolved in several shuttle projects from floor planning stage through mask request flow (4-Al.
Nov 2009 - Jun 2011
Contractor - Ic Layout Engineer
Took over layout responsibility of a sub-section of a radio transceiver project (5-Al BiCMOS process, 0.25um CMOS)Worked closely with IC design engineers to create/modify/verify layouts of circuit blocks including: LNAs, Mixers, Gain Switch, pad ring and top level floor planExecuted analog radio transceiver block layout and verification: crystal.
Oct 2008 - Jan 2009
Senior Physical Design Engineer
Constructed, modified and verified new and existing digital/analog custom layout according to schematics of circuits used in 90, 65 and 58nm RAM productsAssisted in creating new 65nm standard cell/block libraries for current and future RAM productsUsed Cadence Virtuoso tool, data management with Design Sync, Assura and Calibre verification flows
Oct 2005 - Oct 2008
Physical Designer
Executed successful schematic translation, custom layout (Digital/Analog) and verification of a wide variety of integrated circuits used in microcontrollers including voltage down converter, AD converter, ICU, RAM, PLL and I/O drivers using standard cells and custom CMOS logic structuresAuto-routed full chip power and signal routing using Cadence chip.
May 1996 - Sep 2005
1 education record
Robert Liner education
-
North Carolina State University
FAQ
Frequently asked questions about Robert Liner
Quick answers generated from the profile data available on this page.
What company does Robert Liner work for?
Robert Liner works for ASIC North.
What is Robert Liner's role at ASIC North?
Robert Liner is listed as Senior Mask Designer at ASIC North at ASIC North.
What is Robert Liner's email address?
AeroLeads has found 1 work email signal at @asicnorth.com for Robert Liner at ASIC North.
Where is Robert Liner based?
Robert Liner is based in Raleigh-Durham-Chapel Hill Area, United States, United States while working with ASIC North.
What companies has Robert Liner worked for?
Robert Liner has worked for Asic North, Cadence Design Systems, Fairchild Semiconductor, Ericsson, and Qimonda, Inc.
How can I contact Robert Liner?
You can use AeroLeads to view verified contact signals for Robert Liner at ASIC North, including work email, phone, and LinkedIn data when available.
What schools did Robert Liner attend?
Robert Liner holds Bachelor Of Arts (B.A.), Multi-Disciplinary Studies Concentration Title: Graphic And Business Communications from North Carolina State University.
What skills is Robert Liner known for?
Robert Liner is listed with skills including Cmos, Physical Design, Cadence Virtuoso, Semiconductors, Ic, Drc, Asic, and Cadence.
Find 750M verified contacts
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial