Sr Solutions Architect
Current
Jul 2024 - Present
AeroLeads people directory · profile
Ronen Cohen Email & Phone Number
Sr Solutions Architect
at
Cadence Design Systems
1 work email found
@apexsemi.com
LinkedIn matched
✓ Verified Jul 2026
4 data sources
Profile completeness 100%
Current company
Role
Sr Solutions Architect
Location
San Jose, California, United States
Who is Ronen Cohen? Overview
A concise factual answer block for searchers comparing this professional profile.
Quick answer
Ronen Cohen is listed as Sr Solutions Architect at Cadence Design Systems, based in San Jose, California, United States. AeroLeads shows a work email signal at apexsemi.com and a matched LinkedIn profile for Ronen Cohen.
Ronen Cohen previously worked as VP of Technology at Apex Semiconductor and Layout and Integration Director. at Ampere. Ronen Cohen holds Bachelor'S Degree, Electrical And Electronics Engineering from The Academic College Of Tel-Aviv, Yaffo.
Company email context
Email format at Cadence Design Systems
This section adds company-level context without repeating Ronen Cohen's masked contact details.
{first_initial}{last}@apexsemi.com
86% confidence
AeroLeads found 1 current-domain work email signal for Ronen Cohen. Compare company email patterns before reaching out.
Profile bio
About Ronen Cohen
RTL to GDS Methodology and automation. Good understanding of PnR flows.Chip integration.Tools: Virtuoso, , Pegasus, Calibre, Thunder, Laker and.Skills: Python, Tcl, Cadence skill, Perl, Mentor Calibre SVRF and Shell scripting.
Listed skills include Asic, Soc, Semiconductors, Physical Design, and 11 others.
Current workplace
Ronen Cohen's current company
Company context helps verify the profile and gives searchers a useful next step.
10 roles · 32 years
Ronen Cohen work experience
A career timeline built from the work history available for this profile.
Vp Of Technology
IC Design flow automation.- RTL to GDS Design flow automation.- IO/Bumps/ESD/MIMcap placements and planning algorithms- Tapeout signoff PDV checks.- Custom Macro/IP layout design and integration.Software developing- Python, Tcl, Shell programming Using GitLab and VsCode.
Sep 2018 - Jul 2024
Layout And Integration Director.
Custom digital and mix signal layout manager.Chip level layout floorplan and Integration.Custom clocking flow.Automated Bump flow.Physical Design Verification flow.Custom CAD manager.Tapeout and signoff.
Nov 2017 - Sep 2018
Sr. Tapeout, Chip Integration Manager.
- Successfully taped out 32 core ARM processor in FinFet technology.- Successfully tapes out multiple industry standard mixed signal connectivity chips in multiple process nodes. - Manage small extremely efficient and energetic team across multiple sites and time zones.- Manage and support custom CAD activities to improve productivity.- Activities:- - Methodology, integration and tapeout of Analog and Digital chips.- - Physical Design Verification flows definition and implementation.- - Semi custom High speed clock methodology and design from PLL to flops.- - Layout flows and Automation management.- - Tapeout and Job Views.- - Waiver and productivity flows definitions and development.- - Memories design layout management.- - Complex Standard cells layout and QA management.- - Complex mix signal integration and PDV support through tapeout.
Nov 2009 - Nov 2017
Sr. Asic Engineer.
Network large Chip Integration.Datapath pre-route implementation scripts. Full chip routing.Clock routing and balancing.Bump wiring and balancing.Final tapeout PDV checks.
May 2008 - Nov 2009
Chip Layout Integrator.
Large Processor Chip Integration.Clock routing and balancing.Bump planning and wiring.VIA generator to improve Chip IR.Final tapeout PDV checks.
May 2006 - Mar 2008
Sr. Ic Layout Consultant.
- IO custom cell floor planning and detailed layout.- IO slice floor planning and routing.- PDV clean takeout quality layout delivery.
2004 - 2005
~1 yr
1999 - 2001
~2 yrs
Sr. Ic Layout Consultant
ALU floor plan and layout.Block integration.PDV clean takeout quality block delivery.
1997 - 2001
~4 yrs
Sr. Ic Layout Consultant
1995 - 1996
~1 yr
2 education records
Ronen Cohen education
Bachelor'S Degree, Electrical And Electronics Engineering
The Academic College Of Tel-Aviv, Yaffo
Associates, Ee & Computer Science
Technical Ee. School.
FAQ
Frequently asked questions about Ronen Cohen
Quick answers generated from the profile data available on this page.
What company does Ronen Cohen work for?
Ronen Cohen works for Cadence Design Systems.
What is Ronen Cohen's role at Cadence Design Systems?
Ronen Cohen is listed as Sr Solutions Architect at Cadence Design Systems.
What is Ronen Cohen's email address?
AeroLeads has found 1 work email signal at @apexsemi.com for Ronen Cohen at Cadence Design Systems.
Where is Ronen Cohen based?
Ronen Cohen is based in San Jose, California, United States while working with Cadence Design Systems.
What companies has Ronen Cohen worked for?
Ronen Cohen has worked for Cadence Design Systems, Apex Semiconductor, Ampere, Appliedmicro, and Redback Networks.
How can I contact Ronen Cohen?
You can use AeroLeads to view verified contact signals for Ronen Cohen at Cadence Design Systems, including work email, phone, and LinkedIn data when available.
What schools did Ronen Cohen attend?
Ronen Cohen holds Bachelor'S Degree, Electrical And Electronics Engineering from The Academic College Of Tel-Aviv, Yaffo.
What skills is Ronen Cohen known for?
Ronen Cohen is listed with skills including Asic, Soc, Semiconductors, Physical Design, Silicon, Cadence, Low Power Design, and Perl.
Find 750M verified contacts
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial