AeroLeads people directory · profile

Rupal Gupta Email & Phone Number

Qualcomm Atheros at Qualcomm
Location: San Jose, California, United States 9 work roles 5 schools
LinkedIn matched
✓ Verified May 2026 3 data sources Profile completeness 86%

Contact Signals

LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
Role
Qualcomm Atheros
Location
San Jose, California, United States

Who is Rupal Gupta? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Rupal Gupta is listed as Qualcomm Atheros at Qualcomm, based in San Jose, California, United States. AeroLeads shows a matched LinkedIn profile for Rupal Gupta.

Rupal Gupta previously worked as RFIC Design Engineer at Qualcomm and Staff Research Associate at Nevis Laboratories, Columbia University. Rupal Gupta holds Master Of Science (Ms), Electrical And Electronics Engineering from Columbia University.

Company email context

Email format at Qualcomm

This section adds company-level context without repeating Rupal Gupta's masked contact details.

Qualcomm

Review company-level records connected to Rupal Gupta before choosing the right outreach path.

Profile bio

About Rupal Gupta

• Designing Skills: Analog circuits, CAD Schematic Capture, Signal integrity, Layout Design, Spice design and simulations, Place & Route, PCB Fabrication.• Testing Skills: Oscilloscopes, Spectrum Analyzers, Network Analyzers, Signal Generators• Tools: ADS, Cadence Virtuoso, Ansoft HFSS, FEKO, Mentor Graphics, Expedition, PADS• Language Known: C, C++, MATLAB, Verilog

Current workplace

Rupal Gupta's current company

Company context helps verify the profile and gives searchers a useful next step.

Qualcomm
Qualcomm
Qualcomm Atheros
AeroLeads page
9 roles

Rupal Gupta work experience

A career timeline built from the work history available for this profile.

Rfic Design Engineer

Current

San Diego, CA, US

May 2019 - Present

Staff Research Associate

Current
Nevis Laboratories, Columbia University
Aug 2018 - Present

Rfic Design Intern

Greensboro, North Carolina, US

  • Designed a 24G-40G UWB driver amplifier in 45nm RF SOI technology in Cadence Virtuoso and simulated with Spectre RF for mm-wave applications
  • Implemented with stacked-FET topology to meet the specifications of 20dB gain, OP1dB 15dBm, OIP3 greater than 25dBm.
  • Automation of test plan for phased arrays in Python scripting.
May 2017 - Aug 2017

Engineer

San Diego, CA, US

  • Understand phone design cycle and risks in current or upcoming ICs.
  • Interact with various teams such as software, IC, component, testing etc.
  • Link budget calculation, component selection, characterization, and validation.
  • Create schematics and PCB design for latest Qualcomm products.
  • Optimize power amplifier supply voltage for better efficiency and linearity.
  • Improve RF performance through RF station and device calibration.
Nov 2014 - Jul 2016

Associate Engineer

San Diego, CA, US

Jul 2013 - Oct 2014

Research Associate

Pilani, Rajasthan, IN

Hardware Implementation of Pulse Discrete Cosine Transform for Saliency-based videocompression process. Designing the DCT block using the novel approach of NEDA (NewDA) architecture, a low power architecture for DCT based on Distributed Arithmeticapproach favoring additions to multiplications.

Jan 2013 - Jun 2013

Summer Intern

San Diego, CA, US

Evaluated different vendor’s MIPI front-end switches for insertion loss, isolation and IIP3from 700MHz to 2.5GHz using the RF bench instrument.Performed link budget analysis for the multi-band (GSM/EDGE, CDMA, UMTS, LTE)RF card. Investigated the isolation and desense issues for co-banding frequency.Performed differential impedance matching for LNA to.

May 2012 - Jul 2012

Summer Intern

New Delhi, IN

Designed "Microwave Band Pass Filter" in Waveguiding Structures which find applicationsin telecom deployed on frequency range (2305-2325 MHz) in CST Studio Suite (ElectromagneticField Simulation), a high Q-filter(sharp cut-off with low loss) with "iris-coupledwaveguide junctions", employing K -inverter. Also designed microstrip patch antennausing.

May 2011 - Jul 2011
5 education records

Rupal Gupta education

Master Of Science (Ms), Electrical And Electronics Engineering

Columbia University

Bachelor Of Technology (B.Tech.), Electrical, Electronics And Communications Engineering

Indian Institute Of Information Technology Allahabad

Education record

Dav Public School, Kota

High School

Kendriya Vidyalaya

Education record

Modern School Kota - India
FAQ

Frequently asked questions about Rupal Gupta

Quick answers generated from the profile data available on this page.

What company does Rupal Gupta work for?

Rupal Gupta works for Qualcomm.

What is Rupal Gupta's role at Qualcomm?

Rupal Gupta is listed as Qualcomm Atheros at Qualcomm.

Where is Rupal Gupta based?

Rupal Gupta is based in San Jose, California, United States while working with Qualcomm.

What companies has Rupal Gupta worked for?

Rupal Gupta has worked for Qualcomm, Nevis Laboratories, Columbia University, Interdigital, Inc., Anokiwave, and Csir-Ceeri.

How can I contact Rupal Gupta?

You can use AeroLeads to view verified contact signals for Rupal Gupta at Qualcomm, including work email, phone, and LinkedIn data when available.

What schools did Rupal Gupta attend?

Rupal Gupta holds Master Of Science (Ms), Electrical And Electronics Engineering from Columbia University.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.