Sambit M.

Sambit M. Email and Phone Number

Lead Engineer at Apple @ Apple
cupertino, california, united states
Sambit M.'s Location
Santa Clara, California, United States, United States
About Sambit M.

Sambit received his B Tech. degree in Mechanical Engineering from Indian Institute of Technology (IIT) Madras in 2004 with specialization in Intelligent and computer aided manufacturing. He received his Ph.D. in Mechanical Engineering with specialization in Nonlinear Control and system dynamics from University of Illinois at Urbana Champaign in 2009. Concurrently he also completed a certificate program in Technology Management and Strategy.His interests and specialties include: Semiconductor process development, Photo lithography process modeling and development, Photo mask inspection and defect metrology, Aerial image modeling and metrology, OPC and Resolution enhancement techniques, Atomic Force Microscopy, Technology Management and strategy, Statistical Process Control, Stochastic System Modeling, Control systems design and analysis, Nonlinear system dynamics, Vehicle dynamics modeling.

Sambit M.'s Current Company Details
Apple

Apple

View
Lead Engineer at Apple
cupertino, california, united states
Website:
apple.com
Employees:
218112
Sambit M. Work Experience Details
  • Apple
    Lead Engineer
    Apple Jun 2017 - Present
    San Francisco Bay Area
    Characterization, test and productization of Compound Semiconductor devices, Optical Sensing HW, Advanced Display systems
  • Intel Corporation
    Senior Staff Process T/D Engineer
    Intel Corporation Jan 2017 - Jul 2017
    San Francisco Bay Area
    - Next-gen lithography development for sub 1X nm node, Actinic imaging solution development in collaboration with academic and leading industry R&D centers- 1X nm node lithography: actinic imaging solution development and integration - Design aware computational defect metrology solution development - Mask - wafer print correlation, OPC-RET modeling and design validation - Reticle inspection process development for 4 logic nodes (32nm to 10nm), automated computational defect classification and disposition system development and HVM deployment - Cross functional process development across mask, OPC-RET, computational litho and Silicon fabs.- Owned technical leadership and day to day operational responsibilities for two critical process modules: road map definition, yield, operator training, equipment install and up time goals.
  • Intel Corporation
    Staff Process T/D Engineer
    Intel Corporation Jan 2013 - Dec 2016
    San Francisco Bay Area
  • Intel Corporation
    Senior Process T/D Engineer
    Intel Corporation Aug 2010 - Dec 2012
    San Francisco Bay Area
  • University Of Illinios At Urbana Champaign
    Pd Research Associate
    University Of Illinios At Urbana Champaign Aug 2009 - Jul 2010
    Urbana-Champaign, Illinois Area
    Conducted experimental investigation into fundamental charging dynamics at solid-liquid interface of a substrate in polar aqueous solution using in-situ Atomic Force Microscopy (AFM) techniques to quantify the effect of electrolyte concentration, pH and temperature on charging properties in micro and nano channels.
  • University Of Illinois At Urbana-Champaign
    Graduate Research Assistant
    University Of Illinois At Urbana-Champaign Aug 2004 - May 2009
    Urbana-Champaign, Illinois Area
    Analyzed micro cantilever dynamics of tapping-mode Atomic Force Microscopy systems. Performed nonlinear system analysis to identify causes of instability in the near-surface dynamics.Designed feedback control strategies to compensate for the instabilities and improve imaging performance of AFM for biological and semi-conductor metrology applications.Led laboratory and discussion sessions for senior UG courses in Industrial Control Systems, Control & Digital Signal Processing, Computer Aided Design.
  • Caterpillar Inc.
    Graduate Student Intern
    Caterpillar Inc. 2008 - 2009
    Urbana-Champaign, Illinois Area
    Power train modeling and performance analysis of off-road vehicles to improve fuel efficiency and reduce machine cycle time.
  • Ge Corporate Research, Jfwtc Bangalore
    Summer Intern
    Ge Corporate Research, Jfwtc Bangalore May 2002 - Jul 2002
    Bengaluru Area, India
    Developed a computer-aided-design tool for 3D representation of defects in non-destructive-evaluation (NDE) process.

Sambit M. Education Details

Frequently Asked Questions about Sambit M.

What company does Sambit M. work for?

Sambit M. works for Apple

What is Sambit M.'s role at the current company?

Sambit M.'s current role is Lead Engineer at Apple.

What schools did Sambit M. attend?

Sambit M. attended University Of Illinois At Urbana-Champaign, Indian Institute Of Technology, Madras, Coursera, Udacity.

Who are Sambit M.'s colleagues?

Sambit M.'s colleagues are Sonia Madin, Elsayed Said, Audrey Thomas, 김진희, Moises Antepara, Felipe K., Abdul Mannan.

Not the Sambit M. you were looking for?

  • Sambit M

    Attended Cv Raman College Of Engineering (Cvrce), Bhubaneswar
    Bhubaneswar

Free Chrome Extension

Find emails, phones & company data instantly

Find verified emails from LinkedIn profiles
Get direct phone numbers & mobile contacts
Access company data & employee information
Works directly on LinkedIn - no copy/paste needed
Get Chrome Extension - Free

Aero Online

Your AI prospecting assistant

Download 750 million emails and 100 million phone numbers

Access emails and phone numbers of over 750 million business users. Instantly download verified profiles using 20+ filters, including location, job title, company, function, and industry.