Sathishkumar Srinivasan Email & Phone Number
Who is Sathishkumar Srinivasan? Overview
A concise factual answer block for searchers comparing this professional profile.
Sathishkumar Srinivasan is listed as Staff validation engineer at Arm, a with 8668 employees, based in Bengaluru, Karnataka, India. AeroLeads shows a matched LinkedIn profile for Sathishkumar Srinivasan.
Sathishkumar Srinivasan previously worked as System SOC Functional Validation Engineer at Intel Corporation and Senior Engineer at Qualcomm. Sathishkumar Srinivasan holds Master'S Degree, Wireless Communication Technologies, 180 Credits from Glasgow Caledonian University.
Email format at Arm
This section adds company-level context without repeating Sathishkumar Srinivasan's masked contact details.
Review company-level records connected to Sathishkumar Srinivasan before choosing the right outreach path.
About Sathishkumar Srinivasan
As a dedicated professional with over 13 years of experience in the wireless communication and thundebolt technology industry, I have honed my expertise in SOC validation, FPGA prototyping, and the design and implementation of IEEE, 3GPP, USB4 protocol layers. My technical journey has been marked by significant contributions to leading-edge projects in USB4, Thunderbolt technology, and 802.11 n/ac/ad and LTE protocols, underlining my commitment to innovation and excellence in the field.My role as a System Validation Engineer at Intel India Pvt Ltd, coupled with my tenure at Qualcomm India Pvt Ltd and Asarva Chips & Technologies Pvt Ltd, has equipped me with a deep understanding of pre and post-silicon validation, board bring-up, and debugging across a range of integrated Thunderbolt projects. Notably, as a Project Lead for the Meteor Lake project, I spearheaded the first discrete die chip in Intel, demonstrating my capability in managing complex projects from inception to successful completion.I pride myself on my ability to develop and implement dynamic algorithms that enhance system performance, alongside creating Python libraries for in-depth debugging. My experience extends to developing test cases for CIO and USB4 certification validation in a post-silicon environment, showcasing my versatility and technical proficiency.As I seek new opportunities with challenging environment, I bring a solid foundation in wireless communication and thunderbolt technologies complemented by a proactive approach to problem-solving and a keen ability to adapt to new challenges. I am eager to contribute my expertise to innovative projects where I can continue to grow and make significant contributions to the industry.I look forward to connecting with like-minded professionals and exploring opportunities where I can add value through my specialized skills in wireless communication, Thunderbolt/USB4 technology, SOC validation, and FPGA prototyping.
Sathishkumar Srinivasan's current company
Company context helps verify the profile and gives searchers a useful next step.
Sathishkumar Srinivasan work experience
A career timeline built from the work history available for this profile.
System Soc Functional Validation Engineer
Project: Project Lead for Meteor Lake Project Spearheaded the Meteor Lake project in the US, focusing on board initialization & resolution of USB4 IP-related issues Designed and implemented a comprehensive test plan for the Proof of Concept (PON) phase, ensuring rigorous validation processes Engaged actively in system debugging and led task forces to troubleshoot and resolve critical issues during the PON phase Provided consistent updates on project progress, ensuring all stakeholders were informed in a timely manner Drove the System Validation (SV) cycle post-PON, adhering to strict timelines and quality standards Managed multiple module executions and debugging activities concurrently, demonstrating strong leadership and multitasking capabilities Authored and published research papers at DTTC and SHS, prestigious Intel conferences, contributing to the body of knowledge in the fieldProject: Validation of CIO Tunneled Link on integrated and discrete Thunderbolt platforms Defined exit criteria for CIO IP Power-ON for TGL/ADL/MR projects, ensuring a smooth transition from development to production Developed a test plan covering all aspects of the CIO Tunnel module according to USB4 Thunderbolt specifications for the SV cycle Managed the configuration and setup of various Thunderbolt cables (passive, active, optical, re-driver) for TBT3/TBT4 link establishment Ensured CIO state transitions complied with power management expectations, enhancing system reliability Validated integrations with PCIE, USB, DP, CP, DMA modules for seamless link activation Implemented a Python-based library to automate, execute, and debug test cases for CIO features, improving efficiency and accuracyProject: Validation of USB4/TBT4 certification on Tiger Lake/Alder Lake projectsProject: Validation of Security features (SDL) on Alder Lake projectProject: Validation of System Level Power Management on complex topologies for Alder Lake project
Senior Engineer
Project: IEEE 802.11ac MAC and PHY validation Led the pre-silicon and post-silicon validation efforts for IEEE 802.11ac MAC and PHY across multiple projects Validated MAC feature updates within the SOC, enhancing system compatibility and performance Collaborated with the verification team to understand feature changes, facilitating efficient system validation Adapted control software to accommodate new features, demonstrating agility in software development and testing Utilized diagnostic tools such as JTAG, QXDM, ADB drivers, and Wireshark for in-depth debugging and issue resolutionProject: IEEE 802.11ac PHY standalone environment with RF debug boards to improve performance validation Initiated & managed the setup of a standalone PHY environment incorporating RF debug boards and analog antennas Fine-tuned Digital to Analog (DAC) and Analog to Digital (ADC) configurations to enhance timing performance, showcasing technical expertise in RF engineering Conducted extensive modifications and optimizations to the RF boards, improving the system's performance through analog circuit adjustments Employed advanced diagnostic tools, including spectrum analyzers, oscilloscopes, and NI instruments, to validate feature enhancements and ensure system integrityProject: FPGA emulations build release Oversaw interface and RTL adjustments in coordination with the WLAN design team, ensuring seamless integration and functionality Utilized certification and Vivado tools for bit file generation, streamlining the build and release process for FPGA emulation Managed the distribution of bit files to team members for the Genova and other projects, ensuring timely and efficient access to necessary resources Integrated chip scope signals for pre-silicon environment debugging, facilitating early detection and resolution of issues
Design Engineer 2 System Software
Project: IEEE 802.11ad MAC design and implementationDesign Team: Conducted analysis of the IEEE 802.11ad protocol features, leading the design process for integration into the SOC Spearheaded hardware (HW) and software (SW) partitioning for the MAC protocol, utilizing fast prototyping to inform partitioning decisions, optimizing system performance Reviewed HW design and interface documents to ensure the selection of the most optimal interfaceControl Software Team: Developed key features including Passive Scanning, Traffic Stream Negotiation, Scheduler, Power Save, and Broadcast functionalities in C for a Real-Time Operating System (RTOS) running on a dual-core processorOther Activities: Managed 802.11 Protocol Implementation Conformance Statement (PICS) documentation across HW and SW teams Delivered comprehensive 802.11ad protocol training sessions for new team members Analyzed wireless product performance using Wireshark, presenting insights to the design team for improvement Led a teardown analysis of wireless products, providing valuable feedback for design enhancement Mentored interns on Asarva projects within incubation centers at colleges, fostering the development of new talentProject: IEEE 802.11ad FPGA Validation Gained hands-on experience with Xilinx ZC706 and ZC702 boards, enhancing technical proficiency in FPGA validation Designed FPGA software architecture using FreeRTOS on an ARM processor, incorporating features such as LWIP webserver, control software, and Command Line Interface (CLI), improving system integration and functionality Led the FPGA software architecture setup for board-to-board configurations, enabling effective system validation Executed comprehensive testing of the MACSW on FPGA boards in conjunction with actual HW MAC, validating the design's compliance with the IEEE 802.11ad specification, ensuring product reliability and standard adherence
Software Engineer
Project: LTE MAC layer procedure for UE side Implemented LTE MAC layer procedures focusing on control and data signal processing, applying C programming expertise and high-level design (HLD) principles Utilized protocol specifications TS 36.321 and TS 34.123 as guidelines for development Demonstrated proficiency in C programming, leveraging GDB tools and Inter-Process Communication (IPC) techniques
Technical Team Member
Conducted verification of client information for CITI Bank to ensure accuracy and completeness Prioritized timely and reliable delivery of files, emphasizing efficiency and commitment to meeting strict deadlines
Colleagues at Arm
Other employees you can reach at arm.com. View company contacts for 8668 employees →
Emily Boarer
Colleague at ArmCambridge, England, United Kingdom
View →
RN
Rajeev Nalam
Colleague at ArmBengaluru, Karnataka, India
View →
AH
Ashwin Hiranniah
Colleague at ArmCambridge, England, United Kingdom
View →
FF
Finlay Fletcher
Colleague at ArmLondon, England, United Kingdom
View →
EA
Eren A.
Colleague at ArmFulbourn, England, United Kingdom
View →
PH
Paul Hughes
Colleague at ArmGreater Cambridge Area, United Kingdom
View →
IM
Isha Mishra
Colleague at ArmBengaluru, Karnataka, India
View →
ST
Siva Tulluri
Colleague at ArmGreater Hyderabad Area, India
View →
RA
Ruben Attia
Colleague at ArmIsrael
View →
KP
Kumaran P
Colleague at ArmBangalore Urban, Karnataka, India
View →
Sathishkumar Srinivasan education
Master'S Degree, Wireless Communication Technologies, 180 Credits
Bachelor Of Engineering - Be, Electrical, Electronics And Communications Engineering, First Class With Distinction
Frequently asked questions about Sathishkumar Srinivasan
Quick answers generated from the profile data available on this page.
What company does Sathishkumar Srinivasan work for?
Sathishkumar Srinivasan works for Arm.
What is Sathishkumar Srinivasan's role at Arm?
Sathishkumar Srinivasan is listed as Staff validation engineer at Arm.
Where is Sathishkumar Srinivasan based?
Sathishkumar Srinivasan is based in Bengaluru, Karnataka, India while working with Arm.
What companies has Sathishkumar Srinivasan worked for?
Sathishkumar Srinivasan has worked for Arm, Intel Corporation, Qualcomm, Asarva Chips & Technologies Pvt Ltd, and Nex-G Exuberant Solutions Pvt. Ltd..
Who are Sathishkumar Srinivasan's colleagues at Arm?
Sathishkumar Srinivasan's colleagues at Arm include Emily Boarer, Rajeev Nalam, Ashwin Hiranniah, Finlay Fletcher, and Eren A..
How can I contact Sathishkumar Srinivasan?
You can use AeroLeads to view verified contact signals for Sathishkumar Srinivasan at Arm, including work email, phone, and LinkedIn data when available.
What schools did Sathishkumar Srinivasan attend?
Sathishkumar Srinivasan holds Master'S Degree, Wireless Communication Technologies, 180 Credits from Glasgow Caledonian University.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trialCheck these profiles if this is not the Sathishkumar Srinivasan you were looking for.
View similar profiles